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CHAPTER 1. INTRODUCTION 
This dissertation documents a rapid prototyping environment for creating 
application-specific custom computing machines that can be implemented in field 
programmable gate arrays (FPGAs). The environment is called SAMUEL, an acronym 
for the Synthesis of Application-specific Machines Using the Euler Language. The 
fundamental premise of this project is that an algorithm expressed in a high-level 
language, such as Euler, defines an application-specific custom computing machine. As 
suggested by the acronym, the environment will allow a user to enter an algorithm in 
Euler and, in some sense, synthesize the resulting machine. The synthesis task is reduced 
to selecting library components, called opcodes, fi:om an available set and interfacing 
these components together to form the final computing machine. 
This dissertation developed around three main project goals: create an 
environment that raises the level of the design abstraction, apply architectural support for 
a high-level language, and provide an environment that could be beneficial to pedagogy. 
These combined goals create a rapid prototyping environment that is useful to a broad 
user base. 
The Design Abstraction 
The first goal was to create an environment that raises the level of abstraction at 
which the user describes custom computing machines. In fact, a system was envisioned 
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where a user would enter an algorithm. This specification of the custom computing 
machine would be all that was needed to actually have a working FPGA in just a few 
minutes. Thus, the user would not need any knowledge of digital design techniques. 
This approach differs from the current trend. 
A review of current conference proceedings shows that the majority of custom 
computing machines designed for FPGAs are created schemadcally and behaviorally 
[1,2,3]. Schematic design techniques require a high degree of digital design knowledge. 
Behavioral design methods allow users to enter descriptions in a hardware description 
language. VHDL and Verilog are currentiy the industry standard hardware description 
languages. VHDL and Verilog both have language constructs that do allow circuits to be 
described at a level of abstraction that is similar to general algorithms [4.5,6]. But. it can 
be argued that bodi languages also, unfortunately, force the traditional "black-box" digital 
design methodology on users. In other words, in order to create a good VHDL or Verilog 
description, the user must be familiar with input and output ports, modular design 
techniques (hierarchy), registers, wires, signals, events, processes, concurrency, 
sequential behavior, and timing constraints, just to name a few! 
If SAMUEL could provide an environment where the user would not need this 
background knowledge, users from broad areas might be able to use ETGAs to quickly 
test algorithms, speed up computations, or even to experiment with electronics and circuit 
design. For example, a biomedical engineer is not classically trained in digital design 
techniques, yet that engineer might desire an FPGA in a system that monitors body 
signals and produces appropriate outputs. The computational behavior might be easily 
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described algorithmically, and die ETGA is a single chip solution (as opposed to a 
microcontroller and its support chips). Or, consider a secondary school teacher in the 
United States that wants to encourage her students to become interested in science, 
electronics, mathematics, etc. The desktop PC is a great environment for software 
development, but there is still something to be said for creating your own "'chips" that do 
the work for you! 
Additionally, even if a user does possess the background knowledge in digital 
design techniques, SAMUEL still provides an alternative environment to demonstrate 
algorithm performance improvements in hardware . Using SAMUEL, the algorithm 
would be quickly transformed into the resulting FPGA for testing. However, die 
schematic design of a custom computing machine for the algorithm could potentially take 
a significant amount of layout and testing. Similarly, a hardware description of the 
algorithm might take longer to create since the actual algorithm must be implemented 
using the constructs of a language that more direcdy supports hardware design 
abstractions. 
The Level View of Computers 
The second goal was to create an environment that directly supported a high-level 
language in the architecture of the custom computing machine. Computing circuits 
optimized for the instrucdons of the high-level language used by die SAMUEL system 
would exhibit better performance than non-optimized circuits. This idea is not new. In 
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fact, architectural support for high-level languages is well documented. See. for example, 
the excellent collection of papers [7]. A quick review of data paths and levels of 
machines can help to put this part of the dissertation work in context. For reference, see 
[8]. 
Consider a custom computing machine as a set of machines called level 0. level 1. 
level 2, and so on. Level 0 is the physical data path. Here, the data path elements are all 
coordinated by a control unit. The data path elements would consist of computational 
units, support registers, and input/output units for example. For the example data path in 
Figure 1.1, let the nanoinstruction be defined to be the logic 1 and 0 values on data path 
element control signals {LDA, LDB, OPl, OPO, DRALU, DRX}. The control unit 
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Figure 1.1: Example data path with control unit 
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generates a sequence of nanoinstructions through time and thus manipulates data. This 
sequence results in computation in the sense that the data path is left in a final state when 
the sequence terminates. This level 0 machine defines the architecoire and data path 
organization that is viewed by a programmer of the nanoinstructions. A programmer 
writing code for the level 0 machine of Figure 1.1 would write an instruction segment 
similar to Figure 1.2. This instruction segment is called a nanoprogram since it consists 
of a sequence (i.e. a program) of nanoinstructions. It can also be said that instructions of 
the form in Figure 1.2 are written in machine language. Now, abstract these 
nanoprograms upward one level to level 1. Each nanoprogram can become an instruction 
in the level I machine. A programmer at level I could then program MULT2(X), for 
example, instead of the code in Figure 1.2. provided that an appropriate translation 
mechanism exists to convert level 1 programs to level 0 programs. Perhaps we could call 
the level I instruction a microinstruction. Sequences of microinstructions executing on 
the level I machine could thus be called microprograms. These microinstructions might 
potenually be considered the base level for "somewhat readable" programs, and thus form 
Nanoinstructions for REG B = x+x 
{LD AX^DB.OP I ,OPO,DEIALUX)BIX} 
1,1,1,1,1,0 comment load a and b 
0,1,0,1,0,1 comment drive x+x into b 
Figure 1.2: A nanoprogram for the level 0 data path 
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the assembly language of the data path. Note, however, that nothing anchors the 
assembly language to the level I instructions. A data path designer could decide that the 
instructions of a higher machine level were more appropriate for the assembly language 
of the data path. The creation of more abstract languages continues as levels are added to 
hide die details of the data path. The most important point is that the expressive power of 
the languages is increasing as the machine level increases. In turn, the readability of 
programs is increasing due to a higher semantic level and expressive power given by the 
higher-level syntactic constructs. 
Most modem programming languages have robust semantics supported by 
syntactical constructs. Thus, programs written in modem programming languages are 
many levels away from the nanoprograms of the microprocessors (general purpose data 
paths) on which they execute. Figure 1.3 diagrams this view of a computing machine. 
Level 3 
Programs written 
in the high-level 
language Pascal 
Level 2 




Figure 1.3: Language levels 
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From this discussion, it is clear that a large semantic gap can potentially exist between 
most high-level programming languages and the data paths on which they execute. This 
semantic gap must be bridged. 
One possible bridging technique is translation from level to level. Translation 
converts a program from level n into a program at level n-1. If this process stops before 
level 0, say at level k, the resulting translated code is ready for interpretation by the level 
k machine. Thus, an interpretation program, called an interpreter, must be created in the 
language of level k. This process of translation from one abstraction level to some other 
abstractly lower level is commonly referred to as compilation. The program at level n is 
said to be compiled to the machine code of level k [8.9]. Clearly, compilation can 
proceed from any arbitrary level to level 0 given appropriate translation rules. 
Translation across the semantic gap generally leads to more instructions that need 
to be executed at the lower level than at the starting level. Recall that the higher-level 
languages are much more expressive than the level 0 language. It is clear, dien, that a 
program written in j instructions at level 3 will need more instructions at level 0. Thus, 
translation introduces overhead into the computation in two important ways: program 
storage space and performance. 
A second bridging technique is to direcdy decrease the semantic gap by making 
the level 0 language more sophisticated. This approach is used by SAMUEL. This can 
be done by implementing level k instructions directly at level 0. Thus, all levels between 
the original levels 0 and k disappear and the semantic gap narrows. This is the basic idea 
of architectural support for directly executed high-level languages architectures [7]. It 
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seems logical, therefore, that since the overhead of translation has been reduced, 
performance should increase. It is also logical to assume that since the data path at level 
0 has increased in sophistication, it will require more circuitry to implement. 
SAMUEL bridges the semantic gap by using only two levels. A high-level 
language that is fairly robust is translated once to a set of somewhat less sophisticated 
operation codes (opcodes). These opcodes are then implemented as the data path 
nanoinstructions. Under one classification scheme, SAMUEL data paths could be 
classified as software translated, language corresponding, complex, directly executing 
architectural support for high-level languages [7]. 
Pedagogy 
The third project goal was to create an environment that would be beneficial to the 
teaching of certain interesting computer science and engineering topics. Such an 
environment would encourage instructors to use rapid prototyping and FPGAs as learning 
aids in laboratory-based classrooms. Example instructional topics for laboratory work 
include parameter passing mechanisms, block structure, stack-based mathematics, virtual 
machines, stacks, typed versus untyped data objects, procedures as first-class data objects, 
and run-time error generation. Currently, SAMUEL uses a language that illusurates these 
topics very well. The SAMUEL environment synthesizes data paths that further illustrate 
hardware support for these topics. 
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Dissertation Outline 
The remaining chapters of tiiis dissertation will outline the components of the 
SAMUEL system. 
Chapter 2 begins by discussing the basic components that form SAMUEL, as well 
as the design flow experienced by users of the system. This dissertation is then placed in 
context by comparing and contrasting the SAMUEL components to the efforts 
documented by other researchers. The chapter finishes with a discussion of advantages 
and disadvantages introduced into the design cycle by SAMUEL. 
Chapter 3 surveys the Euler algorithmic language. Historical perspectives are 
given, and reasons for including Euler as a SAMUEL component are discussed. Three 
example Euler algorithms are provided to facilitate discussion of language semantics and 
syntax. The chapter concludes by discussing the version of the Euler language that has 
been implemented as a SAMUEL component. 
Two chapters discuss the custom computing machines that are created by 
SAMUEL. Every custom computing machine built by SAMUEL follows a machine 
template that includes certain required circuits and the language opcodes that are needed 
to implement the algorithm. Chapter 4 begins by examining the machine template chosen 
for this version of S AA'IUEL. The chapter continues by documenting the required circuits 
that are needed to support any algorithm written in Euler. Finally, the opcode library and 
its role in SAMUEL machines is introduced. 
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Chapter 5 provides example custom computing machines created using SAMUEL 
and shows simulation results of the created machines. 
Chapter 6 provides concluding remarks and proposes future work. 
II 
CHAPTER 2. THE SAMUEL ENVIRONMENT 
The SAMUEL environment consists of three main components that work together 
to generate the final custom computing machine. The manner in which the components 
cooperate is called the design flow of the environment. This design flow is 
diagrammed in Figure 2.1. The first component is a general-purpose algorithmic 
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Figure 2.1: SAMUEL design flow 
implementation as custom computing machines. As mentioned in the introductory 
comments, this language is not a hardware description language, and thus does not 
contain language constructs (such as wires, signals, or registers) that naturally support the 
description of hardware. Instead, in the spirit of tme generality, this language is abstract 
and mathematical in nature. This allows the broadest set of input algorithms to be entered. 
A language that is syntactically simple, yet semantically rich would be ideal. For 
SAMUEL, an historically-early programming language called Euler was chosen 
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[10,11,12]. The choice of Euler wiU be discussed in a separate chapter of this dissertation. 
Note that this choice was somewhat arbitrary. Any language with well defined behavior, 
such as Java or Pascal, could be used. An Euler interpreter has been created that allows 
users to enter algorithms and interpret them. This provides a pure software environment 
which can be used for algorithm debugging before actual hardware implementation. 
The second SAMUEL component is the opcode Ubrary. The Euler definition 
completely describes a translation from Euler syntax to operation codes one level lower 
[II]. The behavior of each opcode has been created as a hardware object available from a 
library. Each opcode can then be instantiated as a data path element of the level 0 
machine. This provides an architecmre that direcdy supports Euler. By removing the 
additional levels diat normally define the semantic gap. the resulting custom computing 
machine will more closely resemble the computation entered algorithmically by the user. 
Note that the addition of opcodes to the physical data path could be done by an engineer 
using a schematic design environment or by an automated environment such as 
SAMUEL. 
The opcode library also transfers the burden of hardware design from the user to 
the creator of die library components. The acmal digital design knowledge is known to 
the engineer that creates the opcode library, and not by the user. It is the engineer that 
must optimize the performance of the opcodes, and hence the data path. The engineer is 
also responsible for updating the library components as needed, since die user of 
SAMUEL may not possess the digital design knowledge to affect changes. 
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The third SAMUEL component is an analysis and generation tool that takes an 
Euler description and outputs a hardware description of the level 0 data path using the 
opcodes provided in the library. In SAMUEL, this tool is an extension (in the form of a 
set of functions) added to the Euler translator and interpreter. This extension executes 
only when requested by command line options to the Euler translator. The tool uses the 
translated level 0 instructions to determine which opcodes to use from the library and 
then generates a Verilog description of the resulting data path. This description can then 
become input to one of many commercially available Verilog simulation and synthesis 
tools. Note that these synthesis tools will create netlist descriptions of the Verilog data 
path. The netlist description, in turn, becomes input to the proprietary FPGA vendor 
placement and routing tools. 
Figure 2.2 shows the SAMUEL design flow again. In this figiire, the acmal 
components replace the abstract functionality previously shown. Note that the user only 
interacts with SAMUEL by entering the algorithm written in Euler. The central role 










Figure 2.2; SAMUEL components 
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Why is SAMUEL Novel? 
SAMUEL is novel for three main reasons. First, SAMUEL allows the user to 
describe a custom computing machine using a general-purpose algorithmic language. 
Thus, users do not need to leam a sophisticated hardware description language. The 
novelty exists because the original algorithmic language definition has not been modified 
in any way, and does not include language constructs to describe hardware. 
Other attempts to use general purpose programming languages have been 
documented. Galloway discusses the use of a C subset, called Transmogrifier C, as a 
hardware description language [13]. The Transmogrifier C subset is acmally quite good. 
However, the lack of pointer support, as well as user-defined strucmres, changes the 
nature in which most C programs are written. Additionally, many algorithms are 
expressed more cleanly in a recursive fashion, but Transmogrifier C does not support 
recursion. SAMUEL, on the other hand, does not destroy the recursive ability defined in 
the Euler language. The approach taken by SAMUEL also retains Euler's lists of 
dynamically typed data to provide a powerful data structuring mechanism. 
Transmogrifier C adds extensions to the standard C definition that enhance 
hardware implementations. Thus, Transmogrifier C is a hardware description language. 
Euler has not been modified in this way. Transmogrifier C also generates a netlist 
description of the combinational and sequential circuits needed to create the behavior in a 
Xilinx ETGA. This synthesis is different from the SAMUEL environment. SAMUEL 
synthesizes to a data path described using Verilog. While this requires additional 
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software tools to translate the Verilog to the actual ET'GA netlist for placement and 
routing, it does provide a convenient simulation point. Additionally, it provides an 
intermediate hardware description that is human-readable, portable between many 
different vendor tools, and not targeted to one specific FPGA manufacturer. 
The C-H- to netlist compiler (nlc) documented by Iseli and Sanchez was also 
created to speed the creation of custom computing machines from general purpose 
languages [14]. However, as with Transmogrifier C. nlc is extended with constructs to 
support hardware design techniques. Also, in contrast to SAMUEL, nlc produces an 
output at the netlist level for Xilinx ETGAs. Additionally, the generality supported by 
abstract data types in C-H- is not supported in nlc. Instead, the only allowed data type is 
the static bit-vector. SAMUEL does not restrict the user to a single data type. In 
addition, Euler data types can change type dynamically at runtime. 
The PRISM system described by Athanas uses C as an input language [15]. 
While not modifying the language with specific hardware constructs, certain key features 
of C were not implemented. Iteration constructs and global variable dereferencing are not 
included. SAMUEL leaves all Euler language constructs intact, thus providing a more 
complete language implementation. Additionally, PRISM synthesizes Boolean 
expressions from the C source code, while SAMUEL synthesizes data path descriptions 
in Verilog. 
Other sources will site the HardwareC language as an example of using a modem 
language, C, to compile hardware. However, the authors of HardwareC acknowledge that 
it is not C in many ways, and is in fact a hardware description language that is only 
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syntactically similar to C. The features provided to a programmer to describe hardware 
circuitry in HardwareC are very different from the standard C function set [16]. Again, 
this differs from the use of the original, unchanged Euler language within SAMUEL. 
The Hardware Promela Compiler (HPC) is described in [17]. This compiler is 
very close in spirit to SAMUEL'S goal of maintaining an original language. The authors 
have made very minor changes to the language to support hardware parallelism. HPC 
differs from Euler. however, in two key ways. First, Euler is a general-purpose 
algorithmic language meant to describe sequential behavior. HPC, however, is a 
language that is directed to supporting interprocess communication. This changes the 
types of algorithms that each system would target. Secondly, the semantic level of HPC 
appears to be less than that of Euler. Promela programs read less like English text [17]. 
Euler programs, on the other hand, are easily read and understood without additional 
thought (i.e. human translation from the written text to the proper abstraction level). 
The use of C-H- to describe bit-serial pipelines has been described in [18], Here, a 
library of available components is used to create FTGA circuits that compute functions 
that can be naturally expressed as pipelines. The available component set is quite small, 
and the goal of the work is not to produce circuits for any algorithm that can be expressed 
in C-H-. SAMUEL, on the other hand, does provide an enviroiunent for synthesizing any 
algorithm written in Euler. 
Smalltalk-80 has also been used to create FPGA circuits that implement language 
behavior [19]. In this work, Smalltalk-80 blocks (similar to procedures) become input to 
a system that generates a corresponding logic circuit that can be routed into an FPGA. 
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Again, however, this differs from SAMUEL in that the language is restricted in some 
sense. Only a restricted subset of objects are allowed as inputs to the Smalltalk-80 
blocks, and thus the full power of the language does not appear to be realized. 
Another use of the C language is documented in [20]. Instead of compiling the 
algorithm into a single FPGA, this work focuses on using a sophisticated tool suite to 
analyze the dataflow graphs of a C program and appropriately schedule and map the 
functional units on a collection of ETGAs. While related to SAMUEL by die use of a 
high-level language, it still targets a different set of goals. 
The BED ROC system uses Pascal as the input language [21]. The designers 
openly acknowledge, however, that the language has been modified with constructs that 
support the description of hardware. The resuldng language. HardwarePal. is thus a 
hardware description language that becomes input to synthesis tools that focus on the 
generation of a net hst description of the circuit. Again, this differs from the SAMUEL 
approach of using a virtual machine opcode library. 
Many of these language-based systems, SAMUEL included, have historical roots 
in the large amount of high level synthesis research work that has been published. High 
level synthesis has, for the most part, focused effort on mapping problems given in some 
high level description (be it algorithmically, pictorially, etc.) into intermediate 
representations that through mathematical manipulation can be reduced into circuit form. 
Two excellent references on high level synthesis are [22,23]. Each of these references 
provides bibliographies with numerous papers for interested readers. Note that 
SAMUEL, at this point in time, is not concerned with data flow graphs, scheduling 
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problems, or many of the other interesting research areas covered in these references. 
SAMUEL has a different stopping point — a Verilog description of the data path built 
from opcodes that will interpret the Euler source code. Many of the issues and solutions 
covered in these references, however, will clearly be used by commercial synthesis tools 
that implement the SAMUEL Verilog output. 
The second reason that SAMUEL is novel is the opcode library. Rather than 
synthesizing a general purpose data path, SAMUEL raises the abstraction of the level 0 
machine by generating a data path using circuits that directly implement the behavior of a 
language construct. A complete literature review of architectural support for high-level 
languages is not needed to support this dissertation. However, interested readers are 
referred to the excellent collection of papers edited by Milutinovic [7]. An examination 
of recent ETGA trends in architectural support is appropriate to place SAMUEL within 
current methodologies. 
One current trend is to implement only certain parts of a computation in the ETGA 
at a single time. Then, as computation proceeds, a host computer can download 
additional circuits (parts of the computation) to the FPGA to dynamically reconfigure the 
FPGA during the run-time [24,25]. This is a powerful method for increasing the 
throughput of time-expensive algorithms running on host computers. Run-time 
reconfiguration differs from SAMUEL in the sense that SAMUEL synthesizes a data path 
to execute the entire Euler algorithm. SAMUEL data paths are complete, and hence do 
not need to dynamically reconfigure. 
19 
A second current trend finds FPGA designers rapidly creating stand-alone circuits 
that implement part or all of an algorithm using VHDL, Verilog, or schematic entry tools. 
For example designs, refer to proceedings from current FPGA conferences [1,2,3]. 
A third reason that SAMUEL is novel is the attempt to create an environment that 
encourages the instruction of programming language theory at the undergraduate level. 
The three SAMUEL components provide tools with which many important computing 
concepts can be clearly demonstrated. The Euler language has many feamres that 
illustrate issues in programming language design. For example, dynamically typed data 
and procedures as first-class data objects. The opcode library can be used, in some sense 
schematically, by computer science and engineering students to create data paths 
manually. This reinforces die concepts of data path design and architectural support for 
high-level languages. Additionally, automatically generated Verilog data paths can be 
examined to reinforce behavioral modeling using hardware description languages. 
Finally, the Euler interpreter can be used as a stand-alone software environment to 
reinforce such basic ideas as language syntax, language design, translation, machine 
levels, parameter passing mechanisms, and block structure. In a keynote address, Bouldin 
focused on curricular areas that could be enhanced through the use of FPGAs [26]. The 
majority of his paper focuses on traditional digital logic instruction as well as systems-
oriented courses. The paper did fail to mention the power FPGA demonstration could 




It can be argued that SAMUEL has some advantages over current rapid 
prototyping methods. First, SAMUEL eliminates schematic design. Schematic editing 
tools force a knowledge of digital design and lower the design abstraction (at least at the 
lowest levels of hierarchy). Implementing a circuit using a schematic editor also takes a 
significant amount of time since components must be placed, wired, and design-rule 
checked. If truly rapid prototyping of algorithms is the goal, dien a system such as 
SAMUEL that automatically implements the circuit would be preferable to human 
schematic layout. 
Second, SAMUEL dramatically reduces the computer-aided design tool learning 
curve. Users do not need to leam a schematic editor. Users do not need to leam 
sophisticated hardware description languages like VHDL or Verilog. Users do not need 
to leam placement and wiring techniques. Instead, users must leam a simple, general-
purpose language to describe algorithms. 
Third, SAMUEL does not require a background in electric circuits or digital logic 
design. Users enter algoridims in a natural way with no regard to the actual circuits that 
will implement the custom computing machine. This advantage allows a broad user base 
to experiment with algorithm prototyping. 
Finally, SAMUEL returns to the idea of supporting a high-level language at the 
architectural level, but in a modular fashion using FPGAs. Since the synthesis tools only 
add opcodes to the data path if they are needed to complete the computation, the resulting 
21 
data paths will vary in size. Thus, in the environment of ETGAs where space is a hard 
design constraint, SAMUEL provides another method to attempt maximal use of 
available resources using a minimum of required elements. 
Disadvantages 
It is important to ask what disadvantages are present in SAMUEL. Let it be stated 
that all of the disadvantages depend upon the design constraints imposed by the user. An 
engineer will probably consider the loss of implementation control as a major 
disadvantage. Since the implementation of the data path is synthesized from the opcodes 
in the library (which in turn are implemented in Verilog a priori), a digital engineer will 
not be able to "tweak" the data path for resource use and real-estate benefits. Instead, the 
size of the synthesized data path must be accepted. This places an optimization burden 
on the designer of the opcodes. 
An engineer may also find the loss of timing control to be a disadvantage. Many 
engineers are highly adept at using timing parameters to finesse performance from 
circuits, as well as to maximize the amount of work done by the circuit. Again, since 
control of the implementation is given to the opcode designer, the user will not have the 
abUity to make changes. 
Finally, the very nature of architectural support for a high-level language leads to 
circuits that are potentially larger than a general piupose data path executing a less 
sophisticated language. This disadvantage will make SAMUEL inappropriate for designs 
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where FPGAs must maximize their computing use. Instead, SAMUEL wUl find its most 
application in designs where algorithm verification is most important, but performance 
measures, as well as space savings are less relevant. 
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CHAPTER 3. EULER 
A programming language called Euler was chosen for use in this rapid prototyping 
system. It should be noted that Euler is only one possible language for use. As the 
chosen language, it provides an existence proof to the fimdamental premise of this 
dissertation: a high-level language with a well defined set of virtual machine opcodes 
(bytecodes) can be used to write algorithms that can be rapidly transformed into custom 
computing machines given a translation system and a library of circuit objects that 
implement the opcodes. Other languages with similarly defined bytecodes could also be 
chosen. 
Three attributes make Euler an attractive choice. First, Euler is a language with a 
high semantic level. Second, Euler has a well-defined, small instruction set. Finally, the 
Euler language is a good compromise between languages with extraneous functions and 
those with minimal functional sets. In addition, the Euler functional set allows an 
interesting mix of pedagogical topics to be explored. This chapter will provide a brief 
justification for the use of Euler, and then give example programs in order to familiarize 
the reader with Euler syntax and its translation to intermediate opcodes. 
Language Perspectives 
Euler is a general purpose, algorithmic language defined by Niklaus Wirth 
[10,11,12]. It is an ALGOL-60 mutant described during a time period when language 
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engineering was still in its infancy. At that time, many programming language theorists 
were debating the advantages and disadvantages of the two dominant languages, 
FORTRAN and ALGOL, and were proposing modifications (mutations) that would 
enhance progranmier usability [27]. Wirth generalized ALGOL to produce a language 
with many interesting modifications. His motivation was, in his words, a "yearning for 
simplicity" supported by a paper by A. van Wijngaarden that professed the ±en current 
languages as too complex [28]. Thus, Euler is ALGOL-like, but quite different. 
Variables are untyped, procedures are elevated to first-class data objects, the address 
reference is introduced into the language, and iteration structures are minimized. 
Interested readers may find a description of ALGOL-60 useful for comparison [29]. 
It should be noted that Euler is the first language pubhshed by Wirth [28]. From 
an historical perspective, Wirth is now considered, one of the fathers of modem 
programming languages. Many of the ideas he explored developing Euler, and his more 
famous languages Pascal and Modula, shaped the way programming languages matured. 
Indeed, Wirth intimated the concepts of strongly typed variables, structured 
programming, and program modules into Pascal and Modula, producing languages that 
were extensively used throughout the 1970s and 1980s. Modem languages, such as Ada 
and Java, have continued to refine these concepts. 
Ironically, some of the language characteristics that would be called "in the spirit 
of Niidaus Wirth languages", are not present in the Euler definition. For example, it is 
commonly believed in modem language design that the use of unconditional branches is 
poor programming style, and that strongly typed languages offer the best method for 
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formal program verification [9,30,31]. Wirth is a strong supporter of iiighly typed 
languages, yet, Euler does not restrict variables to be statically typed- Also, the 
unconditional branch (goto) statement is a predominant language feature in Euler. In fact, 
since the iterative constructs for and while are not defined in Euler, unconditional 
branches must be used to implement them! Additionally, the procedure is a first class 
data structure that can be assigned to a variable. Thus, unexpected program side-effects 
may unintentionally modify a procedure definition by overwriting ±e variable to which 
the procedure is assigned. This results in programs that can be difficult to debug, the 
anti-thesis of structured programming. Wirth discusses these pitfalls, as well as others, in 
a paper that attempts to document how his beliefs in language theory evolved from his 
work on Euler and Algol mutants [28]. 
However, the Euler advantages discussed in the opening paragraph of this chapter 
are more important to SAMUEL than these disadvantages. First, Euler is defined at a 
very high semantic level. In fact, the semantic level of Euler could be argued as higher 
than that of the currently popular C programming language [32]. Euler allows variables 
to be dynamically typed, while C enforces statically typed variables. Euler includes call-
by-name as a parameter passing mechanism, while C does not. Euler allows procedures 
to be dynamically redefined, dynamically renamed, and passed as parameters while C 
enforces static definition of functions and procedures. Euler's block structure mechanism 
is robust, allowing hierarchical name spaces. The block stmcture mechanism of C is not 
as robust. The C language restricts procedures and functions to those defined within the 
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same name space as the main program. All Euler blocks return values, generalizing the 
return mechanism, while C allows blocks to be defined that do not return values. 
Secondly, Euler is well documented and small. A Backus-Naur form grammar 
definition is provided, as well as a complete description of opcode behavior [10,11,12]. 
These papers discuss key language features in good detail. Little guesswork is left when 
implementing the language. The only missing definition is input and output behavior. 
These missing definitions can be viewed as merely a language allowance that 
implementations will be built on many platforms — each with unique I/O capabilities. A 
few errors were present in the initial pubhcation, and corrections have been published 
[12]. 
The language syntax is quite small. There are only seventy-five basic symbols, of 
which many are simply numbers and mathematical operators. The learning curve for 
most users (especially the users with previous programming experience) should be 
minimal. The virtual execution engine expected by the grammar consists of a basic push-
pop stack used to support the results of the fifty-six executable opcodes. Results are held 
on the stack until absorbed as input to an opcode. 
The third advantage considered when choosing Euler for SAMUEL was the 
pedagogical ideas supported by the language constructs. As a good compromise between 
languages that are overloaded with functions and those with small functional sets, Euler is 
rich in language theoretic abstractions. Dynamically typed variables provide an 
interesting programming paradigm for students more familiar with the languages of the 
1990's. The ability to dynamically assign any data object to a variable provides an unique 
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opportunity for students to compare and contrast the use of statically typed languages 
versus dynamically typed languages. Students can explore ideas such as storage 
methodologies, type checking, and type casting. 
Euler supports many parameter passing mechanisms that also make it attractive as 
an instructional language. Call-by-value, call-by-reference, as well as call-by-name are 
all provided in the language syntax. Students can explore the opcodes that result when 
each parameter passing mechanism is used. The storage space needed to store the 
opcodes can be compared. The side-effects of assignment to passed variables can be 
analyzed. 
The ability to dynamically change procedures is also a striking paradigm. Some 
functional languages, such as Lisp, do retain the procedure as a first class data object, and 
thus have mechanisms in place to support dynamic redefinition [33]. These mechanisms 
are finding interesting uses in genetic programming (the use of evolutionary techniques to 
evolve programs to solve problems more optimally) [34], Most modem declarative 
languages, such as C, C++, or Ada, statically define procedures that exist throughout the 
life of the program. These declarative languages are the ones most often taught in 
universities [35]. Thus, many students could benefit firom an environment that would let 
them explore die uniqueness of a non-static procedure space, as well as the difficulties 
that dynamically changeable procedures introduce into program correctoess and error 
tracking. 
All of these language-theoretic abstractions help to define a set of teaching topics 
that can be supported nicely by Euler. Note, as well, that these same abstractions 
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introduce hardware complexity into the level 0 data path. Thus, in addition to the 
software education that is enhanced by Euler, the hardware education can also be greatly 
expanded. Students can be instructed in the creation of systems that support dynamic 
data types, block structure, and result stacks for example. Additionally, since the primary 
goal of this work is to create a rapid prototyping environment diat will automatically use 
given opcode circuits to synthesize a level 0 data path, students can integrate the concepts 
of data path design with language support. For example, they can compare and contrast 
the resulting data paths when certain parameter passing mechanisms are used. They can 
ask many questions. Will the data path be any more complex if it needs to support call-
by-name? Will the data path need extra opcodes to support recursion when compared to 
an iterative version of the same algorithm? How does the lack of a for/while iteration 
construct affect the complexity of the data paths that result? 
These comments are intended to provide insight into the Euler language. 
However, Euler is merely the language chosen for SAMUEL, and thus this dissertation 
will not attempt to fully describe all the nuances of it. Instead, the reader is referred 
[10,11,12]. 
Example: A Shift Cipher 
A shift cipher algorithm can be used to provide a first glimpse at the syntax of 
Euler. Shift ciphers, while not providing a great deal of security, have application in 
computer cryptography [36]. The shift cipher algorithmi shown in Figure 3.1 requests a 
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#* * shift_cipher • 
#* * * 
#* * an euler iinplementacion * 






M e s s a g e S t r i n g  : =  ( 7 , 4 , 1 1 , 1 5 , 1 2 , 4 , 5 , 8 , 1 3 , 3 , 1 9 , 7 , 4 , 2 5 , 1 8 , 1 8 ) ;  
shift := in; 
index := 0; 
LOOP: index := index + 1; 
out [ MessageString[index] + shift ] mod 26; 
if index < length MessageString then goto LOOP else 0 
end 
Figure 3.1; A shift cipher written in Euler 
shift value from the user and then outputs the message string after shifting each character 
of the string by the shift value. Important points illustrated in this example that should be 
discussed include blocks, variable declarations, the generalized data strucmre, and branch 
constructs. 
In Euler blocks are dehmited with the begin and end language constructs. Note 
that each statement within a block is terminated with a semicolon. The final block 
statement is not terminated with a semicolon. Each semicolon corresponds to a removal 
of the statement "return value" from a runtime stack. Thus, the final statement does not 
have a semicolon so that the return value of the block will be available on the runtime 
stack for use by statements in the dynamically-enclosing block. The dynamically-
enclosing block is the block that executed a statement that called the terminating block. 
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This may differ at runtime from the statically enclosing block, which is the block in 
which the terminating block was defined. 
Euler supports unique name spaces for each delimited block. This implies that the 
Euler interpretation mechanism must be able to find the appropriate variable during 
variable dereferencing. The Euler language includes a support structure for each 
delimited block. This structure is called a mark. Marks are created and pushed onto the 
runtime stack whenever block execution is initiated. The index of the runtime stack 
corresponding to the current mark is held in a mark pointer. Each mark consists of six 
fields and contains die information shown in Table 3.1. Note that the fields marked with 
Table 3.1: The mark support structure 
Field Meaning 
block number a numerical identifier for this block 
dynamic link the block which started this block executing 
static link the block in which this block is defined 
variable list start (*) the address at which the variables for the block begin 
number of variables (*) the number of variables defined within this block 
return address resume execution at this address upon block e.xit 
an asterisk were added in die Euler implementation created for SAMUEL (Euler-97). It 
should be stated that the Euler definition describes the use of the mark, as well as a set of 
mark access fimctions. It is diese access functions that allow the mark to be modified to 
fit implementation needs. For example, the original definition has the mark storing all 
the variables as a list. The Euler-97 implementation does not store the list in the mark. 
Instead, the mark contains a pointer to the start of the list in the data memory. Note diat 
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others have expanded or abandoned the mark in other Euler implementations. For 
example, see [37,38]. 
The shift cipher algorithm has only one non-recursive delimited block. Thus, only 
one mark will be created during runtime and pushed onto the runtime stack. The mark 
will be (l,0,0,varstart,3.0). The field values imply block number I was not called by any 
other block, was not defined within any other block, has three variables stored in the 
memory beginning at varstart, and will not return to a dynamically enclosing block. 
Turning now to variable declarations, the shift cipher algorithm demonstrates that 
variables are declared within a block by the new symbol. Since Euler is dynamically 
typed, no characteristics are attached to the variable at declaration and no storage size 
information can be inferred. Each new encountered will cause a corresponding 
intermediate opcode at runtime to allocate an initial storage location (which can grow as 
needed) and increment the recorded number of variables on the mark for that block. An 
Euler variable can dynamically take on a value that is a number, boolean constant, 
program label, list, procedure, symbol, variable reference, or a symbol representing that 
the variable currently is undefined. 
Next, the shift cipher algorithm also illustrates the generalized data structure 
available in Euler. This structure is a list of dynamically typed data objects. In the shift 
cipher algorithm, a list is created by the assignment of the collection of numbers to 
the variable called Messagestring. A second list constructor is provided by the list 
symbol, which would allow a statement such as "Messages tring := list 5" to be written. 
This statement creates a list of five elements of type undefined. Member access is 
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demonstrated in the algorithm as well. Note that members are accessed by indexing the 
list with a bracketed index value. Since a member of a list can be another list, multiple 
indexes can be used to access elements of the nested list. For example, if a hst called A is 
defined as ((1 2 3) 4 5), then A[2] would return 4, while A[l][3] would return 3. Note 
that indices begin at one in Euler. A length symbol is also provided to return the current 
size of the hst. Other list symbols are defined as well. Euler-97 currently does not allow 
the concatenation behavior defined by Wirth. This is a major limitation to list behavior 
and should be a high priority for fiiture enhancement to Euler-97. 
A final concept illustrated by the shift cipher algorithm is the unfortunate reliance 
on the unconditional branch. Note that the use of goto requires a point in the program 
that is labeled. This introduces a label symbol, and a corresponding label data type into 
Euler. The use of unconditional branches is generally considered poor programming 
style, and can lead to code that is not easily debugged or verifiable [28]. However, as the 
only non-procedural branch construct, goto plays an extremely large role in Euler and 
cannot be avoided. More structured language constructs, such as for loops and while 
loops, are not defined in Euler. They can, of course, be written as Euler procedures that 
use goto, but their absence in the Euler language is a negative. 
Finally, the translation system defined by Wirth for the Euler language will 
produce the set of intermediate opcodes shown in Figure 3.2. Note that ±e twenty-one 
lines of the algorithm result in sixty-three intermediate opcodes. It is these intermediate 
opcodes that are implemented as Ubrary components (circuits) in SAMUEL. Note two 
operands may be present with an instruction in the program string. 
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Sourceline Opcode Operandi Operand2 
7 ebegin 0 0 
a enew 0 0 
9 enew 0 0 
10 enew 0 0 
13 eref 1 1 
13 enumfaer 1 0 
13 eniiinber 4 0 
13 enumber X i 0 
13 enumtier 15 0 
13 entinifaer 12 0 
13 enumber 4 0 
13 enumfaer 5 Q 
13 enumfaer 3 0 
13 enumfaer 13 0 
13 enumber 3 0 
13 enumfaer 19 0 
13 enumber 7 0 
13 enumber 4 0 
13 enumber 25 0 
13 enumber 13 0 
X3 enumber 13 0 
13 erparen 16 0 
13 eassign 0 0 
13 esemi 0 0 
15 eref 3 1 
15 ein 0 0 
15 eassign G 0 
15 esemi 0 0 
17 eref 2 1 
17 enumber Q 0 
17 eassign 0 0 
17 esemi 0 Q 
18 eref 2 1. 
18 eref 2 1. 
13 evalue 0 3 
18 enumber 1. a 
18 eadd Q Q 
13 eassign 0 0 
18 esemi 0 0 
19 eref 1 
19 eref 2 
19 evalue 0 a 
19 erbrak a 0 
19 evalue 0 0 
19 eref 3 1. 
19 evalue 0 0 
19 eadd 0 0 
19 enumber 26 n 
19 emod 0 0 
19 eouc Q Q 
19 esemi 0 Q 
20 eref 2 i_ 
20 evalue 0 0 
20 eref 1 1 
20 elengch 0 0 
20 elChan 0 0 
20 echen 62 0 
20 elabel 33 1 
20 evalue 0 0 
20 egoco 0 0 
20 eelse 63 0 
21 enumber 0 0 
21 eend 0 0 
Figure 3.2: Intermediate opcodes for the shift cipher algoritiim 
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Example: Insertion Sort 
Figure 3.3 is an Euler implementation of an insertion sort algorithm for sorting a 
list of numbers. For a reference on sorting algorithms, see the excellent text by Corbin. 
Leiserson, and Rivest [39]. The procedures named InsertionSort, ListOut, EnterList, and 







4' procedures EncerLisc, InsercionSorc, LiscOuc, and while 
#' are defined here, buc will be shown in figure 3.4 due co 
4' space limicacions 
EncerLisc(SLiscForSorcing): 
InsercionSorc OLiscForSorcing) ; 
LiscOut OListForSorcing) 
end 
Figure 3.3: Insertion sort 
by the insertion sort algorithm. First, refer to Figure 3.3 and note that the variable named 
ListForSorting is preceeded by the symbol @ in the call to each procedure. This is the 
memory reference operator, and is used to pass the address of variable ListForSorting to 
each procedure. This style of parameter passing is called caU-by-reference, and is 
especially useful in this algorithm to avoid copying long lists as parameters. Instead, the 
procedure receives the starting memory location of the list as the parameter, and modifies 
the values of each list element direcdy through further dereferencing. The changes are 
clearly visible to the outer block since the procedures will modify the original list. 
35 
Next, the procedure definitions shown in Figure 3.4 demonstrate that procedures 
are assigned to variables using the assignment symbol ^ in the same manner that a 
number or any other data type would be assigned. The procedure is delimited by the 
symbols 1 and 1. Note that these delimiters do define a new name space, and thus will 
Inser^ionSor; ;= formal inLisc; 
begin 
new i; new j; new icey; 
j := 2; 
while("j <= length inLis::', 
"begin 
key := inList[jI; 
while("i>Q and inLis"[iI > key. 
'begin 
inLisc(i-»lI := inLis!:[ii 
end•); 
inLis"[i-li := key; 
end' ) 
end' ; 
while := formal Conditionalformal CodeSegmen"; 
begin 
label WhileLoop; 












LiscOucLoop: index := index - 1; 
Qut inLisc[index!: 
if index < lengch inLisc Chen goco LiscOucLoop else Q 
end' ; 
EncerLisc := "formal inList; 
begin 
new index; 
index := 1; 
inLisc := list in; 
while("index <= length inList', 
"begin inList[index] := in; 
index : = index -t- 1 end' ) ; 
lengch inLisc 
end' ; 
Figure 3.4: Insertion sort procedures 
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have a corresponding mark on die runtime stack while the procedure is executing. Also 
note the formal parameter declarations. These formal parameters are used to transmit 
information between the blocks. It should be noted, however, that since Euler is designed 
to allow inner blocks to dereference and access a variable in an outer block, parameter 
passing is not explicitly needed in these examples. In fact, the variable ListForSorting 
could have been used directly. However, the parameters in the procedure of Figure 3.4 
allow them to be used on any list, regardless of name. 
The procedure named while also illustrates the call-by-procedure parameter 
passing mechanism (also known as call-by-name). Procedures to be passed as parameters 
are enclosed in procedure delimiters, and can be executed widiin the procedure to which 
they are passed. 
Example: Recursive Factorial 
It is sometimes easier to express functions using recursion. Euler supports 
recursion whose depth is limited only by the size of the runtime stack. Figure 3.5 is a 
recursive factorial algorithm written in Euler. Note that since a single statement can be 
used to describe the factorial behavior, the begin and end delimiters were not needed 
within the procedure. Abstractly, when a program is executed a mark will be stacked that 
corresponds to the outermost block. This will be block number one. User input is 
sampled and passed to the factorial procedure. The recursion will continue to stack 
marks with block numbers 2, 3,4,... , n-i-1 before the recursion terminates. As each 
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4' fact.euler ' 
# *  
f* a factorial* 




factorial := "formal n,-




Figure 3.5: Recursive factorial 
recursive call completes, the corresponding 1 symbol will remove a mark from die stack. 
This process continues until the final recursive result is available. 
Euler-97 
The version of Euler implemented for SAMUEL was written in ANSI C on a 
Hewlett-Packard workstation. It was compiled with die gcc compiler, and debugged 
using the gdb debugger [40]. The grammar was translated from BNF to C using the yacc 
tool [41]. A lexical analyzer was translated from the Flex input language to C using the 
Flex tool [41]. Approximately 5000 lines of C code are compiled to form the final Euler 
translator, interpreter, and data path generation tool. The code is portable, and has been 
recompiled on a CyberMax (IBM PC compatible) Pentium™ system running the 
Wmdows 95 ™ operating system using the Borland C compiler. 
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Euler-97 does not implement the entire language specified by Wirtfa. Only integer 
mathematics has been implemented. It was believed that integer mathematics was 
sufficient to demonstrate the concepts of SAMUEL. The floating point mathematical 
operators can easily be finished as future work. Next, the concatenation list operator has 
not been implemented. This is a major oversight that should be corrected as soon as 
possible so that the list structure can be utilized at its full potential. Finally, only very 
basic behaviors for the in and out symbols have been created. Much more sophisticated 
input and output behaviors could be implemented if desired. 
Table 3.2 lists the various command line options and the associated actions. Note 
that multiple comand line options can be specified on the same conmiand line. Some 
explanation is probably in order. The big tables option increases the size of the symbol 
and translated program tables generated by the translator. The table size increases from 
500 to 10000 entries. This table size should be more than is ever needed for most 
Table 3.2: Running die Euler translator and interpreter 
Command line Meaning 
euler <fhame> translate and interpret <ftiame> 
translate and interpret <fname> using big tables 
translate (syntax check) <fhame> only 
translate and interpret <fhame> in a debugging mode 
translate and interpret <fname>, oi^ directed to <fname.out> 
translate and interpret <fname>, report machine state 
translate and synthesize data path for <fhame> 
translate and synthesize, including simulation extras 
translate and interpret <filename> and create translated 
listing 
euler -b <fhame> 
euler -c <fhame> 
euler -d <fname> 
euler -o <fname> 
euler -r <fhame> 
euler -sjmth <fname> 
euler -synth -sim 
euler -t <filename> 
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programs written in Euler. 
The debugging mode causes the interpreter to stop before every goto symbol and 
present a menu of choices to the user. The user can choose to examine the stack, the 
variable values, execute the next instruction, or continue the program with no further 
stops. This primitive debugger provides a little insight into the virtual machine while a 
program is executing, but is not very sophisticated. The skeleton is in place, but many of 
the debugging features are not yet implemented. Future work could enhance the 
functionality of this mode of operation. 
The output redirection option causes the interpreter to route all data outputs to a 
file called <fname.out>. This provides a convenient way to collect the results of program 
runs without enhancing the language with sophisticated file I/O routines. 
The report option causes the interpreter to output machine state information to the 
user display before executing the next instruction. The machine state, in this context, is 
the instruction about to be executed, the contents of the stack, and the variable values. 
This provides a mechanism to view the machine state without pausing for user input at a 
debugger prompt. 
The synthesis option causes the translator to synthesize a data path description file 
using the intermediate opcode library. The data path will be described in a file called 
<filename.synth>. Currently, a Verilog description is produced by default. Note that this 
synthesis task is a not difficult. It is a translation from the set of intermediate opcodes 
needed for the algorithm to a set of module instantiations in Verilog. Each intermediate 
opcode has been created as a Verilog module, and thus the port definitions are known. 
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and recorded in die library file. The translation functions reference this library file to 
correcdy interconnect the modules to the data path. 
The second synthesis option adds a simulation flag (-sim). When these two flags 
are used together, SAMUEL produces a Verilog data path that is ready for simulation by a 
Verilog simulator. A Verilog test bench is included, with a system clock defined, and 
simulation models of a stack and instruction ROM ported to the data path. In contrast, 
without the -sim option, the data path is ready for synthesis. The testbench is not 
included, and the stack and instruction ROMs are assumed to be stand-alone ICs, and thus 
are not added to the data path. 
Finally, the translated listing option instructs the translator to produce a file called 
<fname.cmp> which contains the program in bytecode form. 
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CHAPTER 4. THE SAMUEL MACHINE TEMPLATE 
Every algorithm programmed in the Euler language will be transformed into a 
custom computing machine that is built according to the machine template shown in 
Figure 4.1. Boldfaced lines represent information busses, either data or instruction. A 
bus is a group of signals collected together because they carry information diat is related 










Figure 4.1: The SAMUEL machine template 
in abstraction. The number of signals in each bus (the bus width) is represented in the 
figure by hashing the bus and noting the size. Non-boldfaced lines represent address 
busses feeding the instruction and data storage memories. It is important to note that the 
bus widths for these address busses are not shown in this figure. This template can be 
represented completely in set notation by the 4-tuple M = {R, O, d, i}, where capitalized 
letters represent sets and non-capitalized letters represent integer variables. 
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The first element of the four-tuple is the set of circuits, R. that is required in every 
custom computing machine regardless of the algorithm under consideration. Since every 
custom computing machine requires the circuits from set R, the cardinality of R is fixed. 
Certain properties of the Euler language and its virmal environment force the inclusion of 
these circuit elements. For example, every Euler algorithm will have at least one block 
delimited by begin and end. Thus, every Euler algorithm will require support for the 
mark structure. The elements of set R will be discussed later. 
The second element of the four-tuple is the set, O, of opcode circuits. This set 
depends on the algorithm under consideradon and is the set of opcodes that result from 
the translation process from the algorithm written in Euler to the intermediate opcodes. 
For example, consider the recursive factorial algorithm first given in Figure 3.5 and 
repeated in this chapter as Figure 4.2. This program requires 19 basic language symbols 
to describe its behrvior. After translation to the level of the Euler virtual machine, 20 
facc.euler • 
a faccorial* 
#' cesc of ' 
#' recursion * 
begin 
new factorial; 
factorial := "formal n; 




Figure 4.2: Recursive factorial 
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machine opcodes result. Table 4.1 lists the basic symbols, as well as the translated 
opcodes. Note that many of the basic symbols have a one-to-one correspondence with a 
translated opcode. The semantic gap between the language and virtual machine is small. 
Table 4.1; Basic symbols and translated opcodes for recursive factorial 
Basic Symbol Basic Symbol Opcodes Opcodes 
begin new ebegin enew 
;= esemi eassign 
- formal elquote eformal 
if <= elethan ethen 
then else eelse emul 
* ( esub erparen 
-
) erquote eout 
out ein eend 
in end enumber eref 
1 ecall evalue 
Now, compare these numbers with the numbers for the insertion sort algorithm 
shown in Figures 3.3 and 3.4 (these figures will not be repeated in this chapter). The 
insertion sort algorithm is written with 31 basic symbols and translates to 28 opcodes. 
The small semantic gap that exists between basic symbols and opcodes keeps the 
numbers close. Notice, however, that the number of opcodes required to implement 
insertion sort is eight greater than the number required to implement recursive factorial. 
Thus, the cardinality of set O depends on the algorithm. 
The variation in the cardinality of O is a property that SAMUEL exploits to 
minimize the use of available circuit real-estate. Rather than building a machine that 
supports all fifty-six of the opcodes needed to support the Euler language, SAMUEL will 
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generate a machine that contains just the required opcode circuits to complete the 
algorithm. Let each opcode be characterized in terms of the number of logic gates and I-
bit registers needed to implement it as a logic circuit. Call this parameter. Ogf- Let ^ 
represent the average of Ogf over all fifty-seven opcodes: 
^Ogf 
Then, an average real-estate parameter for any machine generated by SAMUEL which 
requires n Euler intermediate opcodes is 
Mgf = ^ * n 
and the corresponding average real-estate saved is; 
Sgf = ^  Ogf — Mgf = J J - i S l - n )  
The recursive factorial machine generated by SAMUEL, with n = 20, will thus use 37fi 
less average real-estate than a machine built to execute all Euler opcodes. The recursive 
factorial machine has lost the generality of a complete Euler machine, but it is only a 
small percentage of the (averaged) size. 
The third element of the 4-tuple is an integer constant, d, representing the width of 
the shared data bus in bits. The default data bus width of all machines created by 
SAMUEL is currently fixed at 48 bits. These 48 bits are divided into a data type flag and 
data. The most significant byte stores the data type flag. 
The final element of ±e 4-tuple is an integer constant, i, representing the width of 
the instruction bus. The default instruction bus width of all machines created by 
SAMUEL is currendy fixed at 40 bits. The lower 32-bits hold the first and second 
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operands as 16-bit quantities, while the upper byte stores the opcode. Since an 
instruction flows on a different bus than the data, SAMUEL generates architectures that 
avoid the von Neumann bottleneck [8]. However. SAMUEL does not currently create 
machines that pre-fetch the next instruction while executing the current instruction. 
The default 4-tuple for all machines that are currently generated by SAMUEL is 
M = {R,0.48,40}. Note, however, that it would be straightforward to allow the bus 
widths to be passed as command line parameters to the Euler-97 compiler. Allowed bus 
width parameters could be 16 bits, 24 bits, 32 bits, and 48 bits, for example. Of course, 
the compiler would also need to truncate numerical constants to the appropriate field 
width given the bus width. Additionally, certain aspects of the Verilog opcode 
implementation depend upon the bus width, and data field positions within data values. 
These dependencies are currently not completely written as parameters within the Verilog 
modules. Thus, some additional work will need to be done to the Verilog opcode library 
to support user-defined bus widths. 
The Set of Required Circuits 
The Euler virmal machine described in the original papers contain certain state 
information and storage areas that are required for the execution of all programs written 
in the language. The state information includes the instruction address register, the stack 
pointer, the mark pointer, and a counter for formal procedure parameters. The storage 
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requirements include an area for a stack, an area for the program string, as well as 
variable storage [10,11,12]. 
SAMUEL creates custom computing machines that are, effectively, subsets of the 
original virtual machine. Thus, the state information and storage areas will be required 
within the required set. El, of a machine generated by SAMUEL. Therefore, R includes 
the instruction address register, stack pointer, formal counter, stack, instmction memory 
and variable storage. However, R also includes a stack address multiplexor, input data 
register, output data register, variable storage address register, the mark register, the begin 
opcode, and the end opcode. Note that the mark pointer of the original description has 
been replaced by the mark register, which holds a copy of the current block mark and 
mark pointer. 
A general-purpose SAMUEL machine register (mreg) is used to implement die 
instruction address register, stack pointer, mark register, variable storage address register, 
and formal counter. The mreg Verilog description is given in Appendix B. Figure 4.2 
shows the mreg with control signals and associated behavior. 
1 3l 30 
1 1 no change 
mzeg i o q = d 
— sO 
— 3l D 
-0 reset 
— Cjj£ Q 0 1 q = q + 1 
0 0 q = q - i T 
Figure 4.2: The SAMUEL machine register 
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The only part of the state information that is not required in all Euler programs is 
the formal procedure parameter counter (FPPC). The Euler-97 compiler could be 
programmed to remove the FPPC firom the custom computing machine if no Euler 
procedures with formal parameters are written and called in the algorithm. The FPPC is 
still included within the set R, however, since it cannot be characterized as a language 
opcode, and thus does not fit within the set O. 
To begin smdy of the circuits of set R, consider Figure 4.3. The program string is 
the sequence of opcodes and numerical constants that make up the algorithm to be 
DATA 3TJS 
elk D 
-0 sliadc lADR 




Figure 4.3: The instruction address register and associated instruction memory 
executed. This program string is created by the EuIer-97 compiler, and is the result of 
translating an algorithm written in Euler down one level to the virmal machine. 
SAMUEL generates custom computing machines under the assumption that this program 
string has been stored in an instruction read-only memory (IMEM) that can be accessed 
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through the required instruction address register (lADR). It is the responsibility of the 
user to transfer the program created by the Euler-97 compiler into the memory, and to 
port the memory to the instruction address register of the custom computing machine. If 
the custom computing machine is implemented in an FPGA, the porting task will be 
completed through input pins for the instruction bus, and output pins from the instruction 
address register. If the custom computing machine is intended for simulation only, then 
an appropriate simulation model of the memory must be ported before simulation. The 
register control signals (s liadr, sOiadr, and reset) are also shown in the figure. 
The stack, stack pointer (sp), and stack multiplexor (smux) are members of the 
required set, R. These circuits are shown in Figure 4.4. The stack takes input from the 















Figxire 4.4: The stack and associated circuitry 
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to the data bus as well as the stack address bus (sabus). In an FPGA implementation, the 
stack would be a stand-alone integrated circuit again ported through pins on the ETGA. 
The stack pointer value is manipulated by the opcode circuits. Opcodes either 
increment, decrement, or load the register through encodings on the slsp and sOsp control 
signals. SAMUEL generates machines under the assumption that the stack pointer is 
pointing to the value stored at the top of the stack, and not to the next empty space. A 
stack pop is achieved in two states of a state machine. Thus, a pop begins with a read of 
the value pointed to by the stack pointer. The second state decrements the stack pointer. 
Similarly, a stack push is a state machine in which the stack pointer is incremented, and 
the data is written to the stack. The only other behavior performed by the opcode circuits 
is the loading of the stack pointer with the current mark pointer value when a block is 
terminating. Thus, the mark pointer value is the data input of the stack pointer. 
The smux I and smuxO control signals are used by the opcode circuits to select 
which input bus is passed as the address to the stack as shown. In most accesses, the 
smux will be set to pass the stack pointer as the address. Certain opcodes will require the 
ability to randomly access the stack contents at the mark dynamic link value, mark static 
link value, and the mark pointer. For example, the eref opcode will use the static links of 
each mark to chain backward through the marks to find specific variables in enclosing 
name spaces. Another example opcode is eend, which will use the dynamic link to 
restore the block that called the currendy executing block. 
The mark register is a required circuit, and stores a copy of the current mark. 
Recall from Chapter 3 that Euler supports name spaces by storing information about the 
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space in the mark data structure. In the Euler papers, the mark is pushed onto the stack 
whenever a name space is dynamically created during program execution. SAMUEL has 
been designed to create machines that not only push the mark onto the stack, but also 
store a local copy in the mark register. This register does use chip real-estate, but also 
simplifies access to the current mark by avoiding random access read cycles of the mark 
from the stack during runtime. Figvire 4.5 illustrates the mark register. Note that the 
mark register drives output to a dedicated bus called the mark bus, and not to the shared 
Figure 4.5: The mark register 
data bus. This mark bus is used as an input by many of the opcode circuits. As shown 
previously, fields of the mark bus. such as the dynamic link, are used as input to the stack 
multiplexer. 
Table 4.2 show the positional relationships of the mark data structure fields within 
the mark register. Refer to Chapter 3 for a discussion of each field. Note that the least 
significant byte of the mark register stores the mark pointer. The mark pointer is the 
address in the stack where the current mark is also stored. 
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Table 4.2: The mark data structure fields within the mark register 













Two registers are always included in SAMUEL-generated machines to handle 
user input and machine output. The input register and the output register are 
instantiations of the general SAMUEL machine register, and should be ported 
appropriately to pins of an ETGA at implementation. Figure 4.6 diagrams the registers 
with control bus signals shown. Note that the conurol signals of the input register are tied 
to the logic levels to cause a load on every clock cycle. It is isolated from the data bus by 
a three-state buffer. The output register control signal Idor is used to request loading of 
inpuc device :pu~ 'ievire 
•l| sOireg 
5<1- slireg 
•*" -o reset: 
D Q cik — 
reset O-ix^utreg outputreg ^ > 
sioreg P> + 
aOoreq — I'lo:: — elk f 
dr in  
Figure 4.6: The input and output registers 
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the register from the data bus. The Euler-97 compiler could scan the program string for 
ein and eout opcodes, and base the inclusion of the input register and output register on 
the presence of these opcodes. The current version of the compiler, however, always 
includes the registers since an FPGA without them would not be very useful since no 
information could be exchanged with the user. 
The data memory and data memory address register are members of set R, and 
are included to provide storage for Ust elements, as weU as parameters passed to 
procedures. Again, it is assumed that a random access memory will be ported to the 
machine in actual implementations, or a simulation model for simulation. Figure 4.7 
shows the interface details. 
The final two elements of set R are the ebegin and eend opcode circuits. Note that 
these opcodes are required in any S AMUEL-generated circuit since the Euler language 











Figure 4.7: The data memory circuitry 
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opcode circuits with their inputs and outputs ports. 
Some basic principles of all opcode circuits can help facilitate the rest of this 
discussion. First, all of the SAMUEL opcode circuits are built as finite state machines 
that create control bus (cbus) signals as outputs. Table 4.3 lists the control bus signals. 
Table 4.3: The control bus signals 
Signal Signal Signal Signal 
bit 16: error bit 11: mcs bit 6: smuxO bit 1: drir 
bit 15: sliadr bit 10: mwe bit 5: scs bit 0: Idor 
bit 14: sOiadr bit 9: slsp bit 4: swe 
bit 13: slmadr bit 8: sOsp bit 3: simp 
bit 12: sOmadr bit 7: smuxl bit 2: sOmp 
Single control signals are asserted low, while encodings such as {sliadr,sOiadr} do not 
have assertion. Seventeen control signals are needed for the custom computing machiens 
currently created by SAMUEL. 
All SAMUEL opcode circuits are ported to the instruction bus. The classical 
fetch-decode-execute cycle, which is usually coordinated by a controller, is eliminated in 












Figure 4.8: The ebegin and eend opcode port information 
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Each SAMUEL opcode remains in an orbit state monitoring the instruction bus for that 
opcode's presence in the instruction stream. When the instruction on the instruction bus 
matches, the opcode executes its state machine and updates the instruction address 
register upon completion. 
The shared data bus is ported to opcode circuits that need to create data for 
stacking, or to send data to one of the circuits from set R. Since the data is dynamically 
typed, the opcode circuit adds a tj^e flag to any data value it drives onto the shared data 
bus. It is important to note that some opcodes do not create output for the data bus. For 
example, the ethen and eelse opcodes only modify the instruction address register through 
control bus signals, and do not drive data to the data bus. 
Each opcode circuit is ported to the system clock and the global reset signal. The 
system clock is used by an opcode circuit as an edge trigger for transitions in state 
machines, as weU as register latching. The reset signal is not asynchronous. Rather, it is 
positive edge-triggered, and causes an opcode circuit to clear any internal storage 
registers, as well as to return to the orbit state. 
Recall that SAMUEL generates a Verilog description of the machine. This 
description can then be input to other tools to actually perform synthesis. Thus, a certain 
style of Verilog description has been used to provide for the best portability across tools. 
For example, output values are never specified in more than one always block. Also, 
state transitions are only defined within one always block. Additionally, default values 
are added to all case statements even if all binary possibilities have already been covered. 
In most opcodes, multiple assign statements are used to create the bit fields of larger 
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outputs, rather than using the concatenation operator. Outputs are not aliased by registers. 
Rather, outputs are assigned register values using continuous assignment statements. The 
edge-triggered reset is included in all states, rather than as an statement followed by an 
else clause containing the state transitions. Bus widths are specified rather than left as 
implied. 
With these basic principles in mind. Figure 4.9 gives the Verilog description of 
the ebegin opcode and Figure 4.10 gives the Verilog description of the eend opcode. The 
Verilog source code for ebegin snoops the bus waiting for the presence of ebegin in the 
opcode field of the instruction bus. Then, the state machine transistions through the next 
five states, incrementing the stack pointer, writing the new mark to the stack, writing the 
new mark to the mark register, and finally incrementing the instruction address register. 
Similarly, the Verilog source code for eend snoops the bus waiting for the presence of 
eend in the opcode field of the instruction bus. It then proceeds through seven states in 
which the control signals sequentially save the block return value, restore the previously 
stacked mark (if one exists) to the mark register, retums the stack pointer to the value it 
held before the block was executed, and pushes the block return value. 
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module ebegin(clK..'narlcbus, opcode, resec, spbus, cbus,dbus) ; 
inpun elk; 
inpuc [47:01 markbus; 
input [7:01 opcode; 
inpuc resec; 
inpuc [7:01 spbus; 
oucpuc [1S:01 cbus; 
output [47:0] dbus; 
reg [2:01 scatebits; 
reg [16:01 nanoword; 
assign dbus [" BLOCK] = (scacebits==3 |1 scacebics==4) "maricbus [" 3L0CK1 •'S ' bl: 3 ' bz; 
assign dbus [" DYNAMIC 1  = (statebics==3 i  scatebits==4) ?marlcbus [ 7 : 0  i  :  a  ' bz; 
assign dbus['STATIC] = (statebits==3 I stat6bits==4)?markbus[7:Q|:3'bz; 
assign dbus["VAREND1 = (scacebics==3 I scacebics==4)?spbus:3'bz; 
assign dbus["HETURN] = (scacebics==3 | statebits==4)?a'bO:3'bz; 
assign, dbus [" MP 1 = (scatebits==3 11 scacebits==4 ) ?spbus : 3 ' bz; 
assign cbus = (scatebits == 0)?17•bz;nanoword; 
always 3(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (reset == 0) statebits = 0; 
else if (opcode == "ebegin) scacebics = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) scatebits = 0; 
else statebits =3; 
3: if (reset == 0) statebits = 0; 
else statebits =4; 
4: if (reset == 0) statebits = 0; 
else statebits = 5; 
5: if (reset == 0) statebits = 0; 
else statebits = 0; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlrFFF; 
1: nanoword = 17'hlFDFF; 
2: nanoword = 17'hlFFEF; 
3: nanoword = 17'hlFFCF; 
4: nanoword = 17'hlFFF3; 




Figure 4.9: The Verilog description of the ebegin opcode 
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•T.oduie eend (die, opcode, reset, cbus.dbus) ; 
Input cLk.: 
input [7:01 opcode; 
input reset; 
output [16:0] cbus; 
inout [47:01 dbus; 
reg [2:0] statebits; 
reg [16:01 nanoword,-
reg [47:0] temp; 
assign dfaus = (statebits ==4) || (statebits ==5) ? temp : 48'bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always @(negedge elk) 
begin : tempLacch 
case (statebits) 
1: temp = dbus; 
5: temp = dbus; 
default: temp = temp; 
endcase 
end 
always @(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == 'eend) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits =2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3; if (reset == 0) statebits = 0: 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits =5; 
5: if (reset == 0) statebits = 0; 
else statebits = 6; 
5: if (reset == 0) statebits = 0; 
else statebits = 1; 
7: if (reset == 0) statebits = 0; 
else statebits = 0; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFEFF; 
3: nanoword = 17'hlFFEF; 
4: nanoword = 17'hlFFCF; 
5: nanoword = 17'hlFF9F; 
6: nanoword = 17'hlFFFB; 
7: nanoword = 17'hl7FFF; 




Figure 4.10: The Verilog description of the eend opcode 
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The Set of Opcode Circuits 
The set, O, of opcodes needed to create the custom computing machine, M, for an 
Euler algorithm are extracted from the opcode library by the Euler-97 compiler during 
synthesis. The opcode library is a collection of Verilog descriptions that has been written 
for each opcode. The opcodes are instantiated into the final custom computing machine 
by using the module instantiation constructs of the Verilog language. 
Table 4.4 lists the opcodes that are currently implemented as Verilog descriptions, 
and stored in the opcode collection. Note that since the Euler-97 compiler does not 
support floating point mathematics, the cardinality of the implemented set differs from 
the cardinality given in the language definition. Integer multiplication and division are 
supported as byte-sized operations on the least significant byte of the data operands. 
Table 4.4: Implemented opcodes 
Opcode Opcode Opcode Opcode 
ebegin eend esemi elquote 
erquote enew eref eassign 
eout ein eformal enumber 
elogval eomega elabel eadd 
esub emod einteger elogical 
emin emax elthan elethan 
egethan egthan eequal enequal 
evalue erparen ecall egoto 
ethen eelse eand eor 
enot elist elength erbrak 
emul ediv eisb eisl 
eisli eism eisn eisp 
eisr 
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Additionally, some functionality associated with the list data structure is not supported. 
For example, concatenation of two lists is not currently supported. 
Each opcode has input and output signals that must be attached to the signals 
interconnecting the components of the custom computing machine. Circuit modules 
described in Verilog support this interconnection through a port list specified in the 
module description. For example, the Verilog description for a four-bit up counter is 
given in Figure 4.11. The port signals are ar, elk, and value. Note that the widths of 
busses can be specified with parameters, and that the direction of the port is declared as 
module upcounter(ar, cUc, value); 
parameter value Width = 8; 
input ar, elk; 
output [valueWidth-1:0] value; 
reg [valueWidth-1 ;0] value; 
always @(negedge ar) 
begin: asynchReset 
assign value = 0; 
end 
always @(posedge ar) 
begin : releaseReset 
deassign value; 
end 
always @(posedge elk) 
begin : countUp 
value = value + 1; 
end 
endmodule 
Figure 4.11; A Verilog description of an up counter 
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input or output. Values in Verilog that must maintain their values through time (i.e. non-
combinational) are declared as register storage units using the reg keyword. In this case, 
the value register is also aliasing the port named value, and thus any change in register 
value will be visible on the port. A complete explanation of the Verilog code will not be 
given in this dissertation. Instead, refer to a number of good references on the Verilog 
hardware description language, including [6]. 
The counter, as a stand-alone module, can now be used hierarchically as a 
component within a larger system. This is the way the Euler opcodes will be used 
hierarchically as modules within the SAMUEL-generated custom computing machine. 
Figure 4.12 is a Verilog description of a larger circuit that instantiates two counters. Note 
how signals are attached to the port interface to allow information flow from the counters 
module biggerCircuit(biggerAsynchReset, biggerClk, ...) 
parameter counterWidth = 4; 
input biggerAsynchReset. biggerClk; 
wire [counterWidth-1:0] counter I Value; 
wire [counterWidth-1:0] counter2Value; 
/* instantiate two counters named value 1 and valuel */ 
upcounter #(counterWidth) value 1 (biggerAR,biggerCLK,counterlvalue); 
upcounter #(counterWidth*3) value2(biggerAR,biggerCLK,counter2vaiue); 
always @( ... ) 
Figure 4.12: Hierarchical instantiation of the up counter 
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into the enclosing circuit. Also note that parameter values can be overridden by passing 
new parameter values (in order of declaration in the instantiated module) to each 
instantiated module. Thus, the counter instantiated as counter! will be a four-bit counter, 
while the counter instantiated as counter! will be a 12-bit counter. If no parameter values 
are specified at instantiation, the default parameter values are used as declared in the 
module definition. In this case, an instantiated counter without parameters specified 
would default to be an eight-bit counter. 
The basic behavior of every Euler opcode written in Verilog is sequential. As 
mentioned in the discussion of the ebegin and eend opcodes, once activated an opcode 
circuit will proceed through a number of states, asserting control signals and analyzing 
data when appropriate. This basic behavior is diagrammed in Figure 4.13. The number 
of states varies between opcodes, since clearly the behavior performed by each opcode 
IBUS ORBIT State I State 2 State n 
Figure 4.13: Basic opcode sequence 
can vary in complexity. For example, the esemi opcode does nothing but pop the stack, 
while the evalue opcode must first dereference a piece of stacked data and then determine 
if the dereference resulted in a procedure that needs to be called. Recall from the 
previous section that each opcode has an orbit state that monitors the instruction bus. If 
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the opcode encoded on the instruction bus matches this opcode circuit, then the opcode 
transitions to the state named State I to begin the behavior. Each opcode updates the 
instruction address register when finished by either incrementing or loading a new value. 
When the behavior terminates, the orbit state is entered again, and the process repeats. 
The state transitions are synchronously controlled by the system clock. Examples of 
some Verilog descriptions will be provided next to illustrate the opcode library. A 
representative set of opcodes is provided for reference in Appendix B. The entire set of 
opcodes has not been included. 
Example: Mathematical Opcodes 
The 16 arithmetic and logical opcodes are listed in Table 4.5. Each arithmetic 
opcode circuit must check the types of the popped data to guarantee that two numbers are 
being operated upon. If this is not the case, a type error should occur at runtime as 
defined in the Euler language. The control bus contains the signal error which is asserted 
Table 4.5: Mathematical opcodes 
Opcode Opcode Opcode 
eadd esub emod 
emin emax elthan 
elethan egethan egthan 
eequal enequal eand 
eor enot emul 
ediv 
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if one of the opcodes enters the runtime error state. The error signal could be used to 
light a light-emitting diode (LED) for the user, or to stop the system clock and halt 
processing. However, at the present time, this interface is not well defined. All runtime 
errors are signaled in the exact same way, with a single error signal, rather than an error 
bus encoding which runtime signal occurred. 
The abstract behavior of each mathematical opcode is diagrammed in Figure 4.14 
as a state machine, with states labeled to reflect the actions taken during each state. Note 
that the logical opcodes eand, eor, and enot do not pop the stack twice, as they only need 
the top value to compute their outcome. This state machine behavior mirrors the 
behavior suggested by the original Euler language definition for mathematical opcodes 
[10,11]. 
The eadd opcode will be used to demonstrate a basic mathematical opcode 




POP into the 
number 1 
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Figure 4.14: Basic mathematical opcode behavior 
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Verilog description. The nanoregister transfer level (nanoRTL) description for the 
control bus outputs from eadd is listed in Table 4.6. The nanoinstructions needed for 
each nanoRTL instruction are also shown. This nanoRTL is very simple, and a lexical 
analyzer and nanoinstruction generator have been written in Hex to provide software 
support for quickly generating the control signal values within each state. Note that all 
Table 4.6: Nanoregister transfer language instructions for eadd 
nanoRTL nanoinstruction 
(refer to Table 4.3 for signals and bit positions) 
POP: scs IFFDF 
decsp IFCFF 
POP: scs IFFDF 
PUSH: swe IFFEF 
swe,scs IFFCF, out = numbl + numb2 
lADR: inciadr 17FFF 
ERROR: error UhFFt-, entered it numb I or numbi is not number 
control signals in the S AMUEL-generated custom computing machines are asserted low, 
except for encodings, and thus a logic zero in the nanoinstruction represents an asserted 
signal, while a logic one represents a signal that is not asserted during that state. 
Figure 4.15 shows the Verilog implementation storing the current state in a 
register named statebits, and the combinational output logic generated whenever die 
value in statebits changes. This is controlled by the event binding always @(statebits) 
placed on the combinational logic block. Also note that a rising edge on the opcode clock 
causes the state transitions to occur. The orbit state is equivalent to statebits = 0, with 
the remaining states only entered if the value on the ibus port matches the defined binary 
value ("eadd) from the list of opcodes defined in the file <defines.v>. 
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module eadd(clJc,opcode, reset, cbus,dbus) 
inpuc clJc; 
inpuc [7:0] opcode; 
inpuc reset; 
output [16:0] cbus; 
inout [47:0J dbus; 
reg [2:01 statebits; 
reg [15:01 nanoword; 
reg [39:01 number1; 
reg [39:0! numbers 
assign dbus ['TYPEFLAG1 = (statebits == 5) ?' numb:9 ' bz; 
assign dbus[ NUMBERl = (statebits == 5) ?nuinberL [" MUM3ER1 
assign cbus = (statebits == 0)?17•bz:nancword; 
-number2["MUMBEE1 :3 2'bz; 
always 3(negedge cLk) 
begin : tempLatch 
case (statebits) 
I: number2 = dbus; 
3: number1 = dbus; 
default: begin numberl = nvanberl; number2 = number2; end 
endcase 
end 
always ®(posedge clJc) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits 
else if (opcode == "eadd) 
else statebits = 0: 
if (reset == 0) statebits 
else statebits = 2; 
if (reset == 0) statebits 
else statebits = 3; 
if (reset == 0) statebits 
else statebits = 4; 
if (reset == 0) statebits 
else statebits = 5; 
if (reset == 0) statebits 
else statebits = 6; 
if (reset == 0) statebits 







else if (numberl ['TYPEFLAGI ==" numb number2 [" TYPEFLAGl == numb) 
statebits = 0; 
else statebits = 7; 
7: if (reset == 0) statebits = 0; 
else statebits = 7; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = i7'hlFCFF; 
3: nanoword = 17'hlFFDF; 
4: nanoword = 17'hlFFEF: 
5: nanoword = 17'hlFFCF; 
6: nanoword = 17'hl7FFF; 
7: nanoword = 17'hOFFFF; 




Figure 4.15: Verilog implementation of the eadd opcode 
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Example: Delimiters 
The five delimiter opcodes are listed in Table 4.7. Note that the opcode esemi is 
listed here as a delimiter since it delimits the end of an Euler language statement. The 
other delimiters, ebegin, eend. elquote. and erquote delimit blocks and procedures. The 
delimiters diat start a block cause the creation of a mark, while the terminators restore the 





previous environment data. Recall that delimiters ebegin and eend belong to the set of 
required circuits, R. Table 4.8 gives nanoRTL and nanoinstructions for the ebegin 
opcode to demonstrate delimiter state behavior. The ebegin opcode drives a new mark 
data value onto the stack, as well as into the mark register. The ebegin opcode does not 
add a type flag to the data value. Verilog code for ebegin is given in Figure 4.9. As 
Table 4.8: Nanoregister transfer language instruction for ebegin 
nanoRTL nanoinstruction 












mentioned previously, the new mark is pushed onto the stack in the first three states, 
stored into the mark pointer in the fourth state, and the instruction address is advanced in 
the final state. Note that the opcode circuit drives the new mark onto the data bus during 
the push to the stack, as well as the write to the mark register. 
Example: Data Types 
The opcodes used to create basic data types (with the exception of marks and 
procedures) are listed in Table 4.9 The symbol data type from the Euler language 
definition is not implemented in this version of the Euler opcode library. The enumber 
and elabel opcode circuits will be used to demonsu-ate the behavior of opcode circuits 
from this class. 





A number in the current version of SAMUEL is stored as a 16-bit quantity in bits 
15:0 with the 8-bit numb type flag stored in bits 47:40. The numerical constant created by 
the enumber opcode is extracted as a 16-bit quantity from the instruction word. Table 
4.10 gives the nanoRTL segment for the enumber opcode circuit. During the third state. 
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Table 4.10: Nanoregister transfer language instruction for enumber 
nanoRTL nanoinstruction 
(refer to Table 4.3 for signals and bit positions) 
PUSH: incsp IFDFF 
swe IFFEF 
swe,scs IFFCF 
lADR: inciadr 17FFF 
the opcode outputs the numerical data value onto the data bus for writing onto the stack. 
Refer to Appendix B for the Verilog description. 
A label is an Euler data type which is used to name program instructions. When 
encountered in the program string, elabel creates a stacked data item than can be used 
later by eeoto to reset the instruction address register to the address of the named 
instruction. The nanoRTL segment for elabel will appear identical to that of enumber. 
However, the data value pushed to the stack in state three will be the type tlag labl in bits 
39:32, followed by two 8-bit fields in bits 31:24 and 23:16 used to locate the instruction 
in the program string when used by egoto. Refer to Appendix B for the Verilog 
description. 
HopefiiUy, these example descriptions have provided insight into how the Verilog 
library is written, and into the type of sequential circuits that will result for simulation or 
synthesis. It should be noted that a lot of optimization can be done to the current opcode 
library. 
69 
CHAPTERS. EXAMPLE MACHINES 
Consider the Euler algorithm given in Figure 5.1. This algorithm is the 
polynomial calculation y = ax^ + bx~ + cx + d. Such expression are widely used in 
mathematics and engineering. In some applications, the potential performance gains from 







a: =3 ; 
b: =4 ; 
c; =5 ; d:=l; 
x:=in; 
out a*x*x*x + b*x*x + c*x + d 
end 
Figure 5.1: A polynomial calculation written in Euler 
calculate this type of expression. The algorithm begins by declaring storage space for the 
coefficients, as well as variable x. The coefficient values are assigned. The input value is 
sampled into variable x, and the result of the polynomial calculation is provided as 
output. As Figure 5.2 shows, the translated program consists of 57 instmctions to 
implement the polynomial calculation on the Euler virtual machine. Thirty-six of the 
instructions are needed to support the variables and name space. This clearly shows that 
most Euler algorithms will result in machines that spend a large amount of the execution 
time managing the overhead of variable name spaces. 
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ine Opcode Operandi 0perand2 
1 ebegin 0 0 
2 enew 0 0 
3 enew 0 0 
4 enew 0 0 
5 enew 0 0 
7 enew 0 0 
9 eref 1 1 
9 enumber 3 0 
9 eassign 0 0 
9 esemi 0 0 
10 eref 2 1 
10 enxiinber 4 0 
10 eassign 0 0 
10 esemi 0 0 
11 eref 3 1 
11 enumber 5 0 
11 eassign 0 0 
11 esemi 0 0 
12 eref 4 1 
12 enximber 1 0 
12 eassign 0 0 
12 esemi 0 0 
14 eref 5 1 
14 ein 0 0 
14 eassign 0 0 
14 esemi 0 0 
15 eref 1 1 
15 evalue 0 0 
15 eref 5 1 
15 evalue 0 0 
15 emul 0 0 
15 eref 5 1 
15 evalue 0 0 
15 emul 0 0 
15 eref 5 1 
15 evalue 0 0 
15 emul 0 0 
15 eref 2 1 
15 evalue n 0 
15 eref 5 1 
15 evalue 0 0 
15 emul 0 0 
15 eref 5 1 
15 evalue 0 0 
15 emul 0 0 
15 eadd 0 0 
15 eref 3 1 
15 evalue 0 0 
15 eref 5 1 
15 evalue 0 0 
15 emul 0 0 
15 eadd 0 0 
15 eref 4 1 
16 evalue 0 0 
IS eadd 0 0 
15 eout 0 0 
16 eend 0 0 
This translation file 
generated by the -t 
compiler command line 
option 
Figure 5.2: The polynomial expression translated to the virtual machine opcodes 
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Figure 5.3 gives the synthesis personality created by the Euler-97 compiler for the 
polynomial calculation. The opcodes needed to implement the calculation are 
summarized in this synthesis personality. The first column is the library number 
corresponding to the opcode given in the second column.. Thus, die evalue opcode is the 
fifty-seventh opcode in the opcode library. During custom computing machine 
generation, the Euler-97 compiler will include library opcode 57 in the final machine. 
Again, remember that these opcodes belong to the set O, and are the opcodes that 
uniquely define the described algorithm. Only the opcodes in the synthesis personality 
are required in a machine buUt to execute the polynomial calculation. The final column is 
the total number of dmes the opcode appears in the program string. 
Twelve opcodes are needed to implement the polynomial calculation as a custom 
computing machine. The cardinality of set O is 10, since the ebesin and eend opcodes are 
included within the required set R. The sets R and O have been instantiated into the top-
EULER Synthesis Information 

































Total Opcodes Required: 12 
Total Opcode Calls : 57 
Figure 5.3: The synthesis personality for the polynomial calculation 
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level module of the custom computing machine by the Euler-97 compiler as shown in 
Figure 5.4. Recall from chapter 3 that the -synth command line option causes the Euler-
97 compiler to generate a data path, and the -sim command line option causes the addition 
of Verilog stack and instruction ROM modules. Note that Figure 5.4 only shows a very 
small portion of the actual Verilog custom computing machine. The compiler actually 
creates one file, called <fhame.v>, which contains all of the Verilog opcode modules, as 
well as this top-level machine module. Additionally, if the -sim option is used, a test 
module is included in <fname.v> to facilitate sunulation. The single Verilog file is all 
that is needed for cross-platform use of the custom computing machine description. The 
opcode library does not need to be on the same computer as the simulation environment 
or the synthesis environment. The complete Verilog source code for the SAMUEL-
generated polynomial machine can be found in Appendix C, along with a schematic data 
path created by one commercial synthesis tool from the Verilog source code. 
Consider some simple analysis on the resulting Verilog file for the polynomial 
calculation. Returning to the saved real-estate expression from Chapter 4. the custom 
computing machine with just the required 12 opcodes (two in set R, and ten in set O) 
results in an averaged savings of 45|i when compared to a machine that would support 
every Euler opcode regardless of the algorithm. Suppose any other polynomial 
expression were desired. What kind of custom computing machine description would 
result? Would it be a completely different description, with a completely different 
averaged savings parameter? Or, would the same custom computing machine result? 
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module machine {elk, error, inporc,outport, reset) ; 
input elk; 
output error; 
output [7:0] iafaus; 
input[47:0] inport; 
output [47:0] outport; 
input reset; 
output [7:0] spbus; 
wire [47:0] dbus; 
wire [7:0] spbus; /* busses */ 
wire [7:0] sabus; 
wire [7:0] iabus; 
wire [47:0] markbus; 
wire [39:0] ibus; 
wire [15:0] cbus; 
wire [47:0] inputbus; 
/* instantiate members of R from M = {R,0} */ 
mreg inputreg (elk, inport, reset, 1' bl, 1' bO, inputbus) ; 
tsbuf inputbuf (inputbus , cbus [' dr ir ] , dbus) ; 
mreg outputreg(elk, dbus , reset, 1' bl, cbus [' Idor] , outport) ; 
mreg # (8) sp (elk, markbus [' VAREND] , reset, cbus [' slsp] , ebus [' sOsp] , spbus) ; 
mreg markreg(elk, dbus, reset, cbus ['simp], ebus sOmp] .markbus) ; 
mreg #(8,8'bOOOOOOOl) iadr(elk,dbus[7:0] , reset,ebus['sliadr] , 
cbus["sOiadr],iabus); 
mux41 #(3) smux(spbus, markbus ['DYNAMIC],markbus [" STATIC] , 
markbus [' MP ] , sabus, cbus [' smuxl ] , cbus [' smuxO ] ) ; 
mem stack(sabus, ebus [' scs ] , dbus, cbus [' swe] ) ; 
irom imemory (iabus, ibus) ; 
assign error = cbus['error]; 
/* instantiate members of O from M = {R,0} 
eassign assignop (elk, ibus ['OPCODE], markbus, reset, ebus, dbus) ; 
esemi semiop (elk, ibus [" OPCODE] , reset,cbus) ; 
eref refop (elk, ibus, markbus, reset, ebus, dbus) ; 
eadd addop (elk, ibus [' OPCODE] , reset, cbus, dbus) ; 
ebegin beginop(elk,markbus, ibus ['OPCODE] , reset, spbus, ebus, dbus) ; 
eend endop (elk, ibus ['OPCODE] , reset, cbus, dbus) ; 
ein inop (elk, ibus ['OPCODE] , reset, cbus) ; 
emul mulop (elk, ibus ["OPCODE] , reset, cbus, dbus) ; 
enew newop (elk, markbus, ibus ['OPCODE] , reset, cbus, dbus) ; 
enumber numberop (elk, ibus, reset, ebus, dbus) ; 
eout outop(elk, iiaus ['OPCODE] , reset, ebus) ; 
evalue valuop (elk, ibus ['OPCODE] ,markbus, reset, cbus, dbus) ; 
endmodule 
Figure 5.4: The machine generated from the Euler polynomial calculation 
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The fundamental premise of this work is that unique algorithms will produce unique 
circuits. This is true, of course, only in the sense that the algorithms differ in abstraction 
and opcode needs. It is possible for two completely different algorithms to have the same 
set of opcodes in their synthesis personalities. These two algorithms will be executed by 
identical SAMUEL custom computing machines. 
Consider the modified polynomial calculation shown in Figure 5.5. In this 
calculation, the degree of the polynomial is one greater than previously. The synthesis 
begin 
new a ; 
new b; 
new c ; 
new d; 
new X; 
a: =3 ; 
b: =4 ; 
c : = 5 ;  
d ; = L ;  
X:= in; 
out a*x'x*x*x + b*x*x*x + c*x + d 
end 
Figure 5.5: A new polynomial calculation 
personality for the polynomial of Figure 5.5 is exacdy the same as the synthesis 
personality for the original polynomial. Thus, identical custom computing machines will 
result. In fact, the same custom computing machine will be generated for a polynomial of 
any degree (degree greater than or equal to 1) that consists of only multiplication and 
addition. A subtraction within the polynomial, however, would add a subtraction opcode 
to the synthesis personality, and thus generate a slighdy different machine. 
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The new polynomial calculation does differ in one important way. The synthesis 
personality of the new polynomial indicates that the total number of instructions needed 
to implement the polynomial has increased to 63. This increase is expected, as additional 
multiplications are required to calculate the polynomial value. 
Before leaving the polynomial examples, it will be beneficial to explore the type 
of machine that results if variable use is minimized. Clearly, the polynomial calculations 
shown so far did not need to store the coefficients in variables. Instead, Figure 5.6 




out 3*x*x*x + 4*x*x + 5*x + 1 
end 
Figure 5.6: Another altemative polynomial calculation 
this altemative, only the input value is stored in a variable. The coefficients have been 
placed direcdy into the output expression. The synthesis personality of this altemative 
polynomial calculation again reveals that the same 12 opcodes are required in the final 
custom computing machine. This altemative polynomial, however, only requires 33 
instractions to complete calculation. Minimizing the overhead associated with 
dereferencing and assignment of the coefficient variables has led to less program 
instmctions. The inclusion of variable x, as well as the assignment to variable x, force 
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the inclusion of the opcodes associated with variable assignment and dereference in the 
final machine. 
Figure 5.7 shows an iterative addition algorithm. This slighdy more sophisticated 
example can be used to illustrate the type of Verilog machines that result when more 
complex behaviors are described algorithmically. This example contains named program 





loop: a := in; 
b := in; 
if a != 0 and b!=0 then ouc a+b else out 3 5565; 
if a=0 or b = 0 then out 0 else goto loop 
end 
Figure 5.7: An iterative addition algorithm 
until zeros are received. During each iteration of die loop, the sum of the last two input 
samples is output. As Figure 5.8 demonstrates, the synthesis personality of this algorithm 
includes nineteen opcodes (two within R, 17 within O). Implementing these nineteen 
opcodes would result in an averaged real-estate savings of 38(i. The generated custom 
computing machine can be found in Appendix C. 
As a final example, consider the iterative factorial algorithm shown in Figure 5.9. 
This algorithm is even more sophisticated than the previous examples because multiple 
name spaces are used. Note the begin-end delimiters. It is easy to see, however, that the 
additional name spaces will not add any opcodes to the final machine, since every 
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EULER Synthesis Information 
0 enequal 2 
5 eassign 2 
5 esemi 3 
9 eequal 2 
12 eref 8 
16 eadd 1 
17 eand 1 
18 ebegin 1 
21 eelse 2 
22 eend 1 
25 ego to 1 
25 ein 2 
36 elabel 1 
46 enew 2 
48 enumber 6 
50 eor 1 
51 eout 3 
56 ethen 2 
57 evalue 7 
Total Opcodes Required: 19 
Total Opcode Calls: 48 
Figure 5.8: The synthesis personality for the iterative addition algorithm 
machine already requires the ebegin and eend opcodes. The synthesis personality for this 
iterative factorial algorithm places 17 opcodes into the final machine (2 within R, 15 
within O), and notes 41 instructions in the program string. Again, contrast this final 
machine with a machine built to support every opcode in Euler. The potential real-estate 
savings easily justify this approach to supporting high-level languages. 
Appendix C contains a complete set of SAMUEL-generated Verilog code for the 







invalue := in; 
result := 1; 
LOOP: if invalue > I then 
begin 
result := result * invalue; 
invalue := invalue - 1; 
goto LOOP 
end 
else out result 
end 
Figure 5.9: An iterative factorial algorithm 
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CHAPTER 6. CONCLUSIONS AND FUTURE WORK 
A rapid prototyping environment, called SAMUEL, for creating custom 
computing machines has been described. Custom computing machines are generated by a 
compiler from a general purpose algorithmic language and a library of opcode circuits. 
The custom computing machines have successfully simulated, and commercial synthesis 
tools have been able to produce net list fdes. The net list files can be presented to 
commercial FPGA software for placement and routing. 
Simulation of SAMUEL-generated custom computing machines has demonstrated 
the feasibility of this approach. S AMUEL-generated custom computing machines 
are competitive with other documented systems in the sense that these custom 
computing machines have been shown to simulate correctly. While the current Verilog 
descriptions are quite large, future work will focus on optimizing the opcode library, as 
well as changing the way block structure is supported. Implementation in ETGAs also 
remains as future work. 
The opcode library makes SAMUEL unique among other research work that has 
been documented by raising the semantic level of the level 0 circuits. SAMUTL is also 
unique because the algorithmic language used is not a hardware description language, and 
has not been modified in any way from the original language definition. 
SAMUEL is also unique because the language chosen supports dynamic 
procedure definition. This allows a procedure to transform into a completely different 
procedure at runtime. This is language-supported reconfigurability, which SAMUEL 
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uses to enhance the current research trends in reconfigurable devices. The language 
ability to dynamically reconfigure procedures at runtime makes SAMUEL different 
among other documented methods that instead must be host-supported, single instruction 
or single procedure-based dynamic instruction set FPGAs [15,19,20.23,24]. 
Custom computing machines generated by SAMUEL can be described using the 
scheme given by Milutinovic as software translated, language corresponding, complex, 
direcdy executing architectural support for the high-level language Euler [7]. This 
approach differs from other work, however, by exploiting the field prograrmnability of 
gate arrays (and the freedom guaranteed by a simulation enviroiunent) to create custom 
computing machines that only support the required language opcodes. This is imponant 
within the design space of limited real-estate programmable logic. Average real-estate 
savings can be achieved by not implementing support for the entire language in every 
custom computing machine. 
S AMUEL-generated custom computing machines will not be competitive if the 
system is used in an attempt to speed up highly parallel data manipulation. Any 
parallelism inherent in the algorithm is not recognized by the Euler-97 compiler for 
exploitation. Concurrently active opcodes are also not supported, thus compounding the 
inability to exploit paralleUsm. 
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Future Work 
Additional work can be done to make SAMUEL a more useful tool, as well as to 
generalize the custom computing machines generated. An integer-only Euler-97 compiler 
was built to serve as an existence proof of the feasibility of the SAMUEL approach to 
custom computing. Thus, since the Euler-97 compiler does not currently support floating 
point mathematics, the set of algorithms that can be implemented is clearly smaller. An 
appropriate starting point for future work would be to build an Euler-97 compiler that 
supports floating point mathematics, as well as the other Euler non-integral types, such as 
characters (called symbols in the Euler hterature). By nature, this work would then 
require additional work in the design and testing of new library opcode circuits to process 
the non-integral types. 
Extending SAMUEL so that it can support parallelism is another area of work that 
can be pursued. This can be done in a variety of ways. For example, the Euler-97 
compiler can be extended to extract statements within blocks that can be executed in 
parallel. Then, an appropriate mechaiusm must be added to the machine template to 
allow multiple opcodes to be active an the same time. This would, of course, then require 
an appropriate memory access protocol to preserve the integrity of the storage areas. 
Another approach to supporting parallelism would be to extend the Euler 
language with parallel constructs. Then, appropriate opcode circuits would be designed 
to support these constructs. Parallel extensions to Euler have been documented by others 
[38]. Novel parallel extensions might also prove useful. 
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Another area of future work would be to enhance the Euler language with 
constructs that would support event-driven behavior. This would allow a larger class of 
algorithms to be expressed, as well as raise the semantic level of the language and 
corresponding custom computing machine. It is interesting to note that events are 
strongly supported in Verilog, and thus an easy transition between the language constructs 
and the Verilog opcodes may exist. 
Additional languages could be supported by SAMUEL. Potential languages 
include Java, BASIC, and small subsets of Common-Lisp. This would require a general 
front-end compiler capable of translating the given language to an appropriate opcode set, 
and then generating the machine description from the set, Ol, which contains the opcode 
circuits that support the input language. Studies of the performance and real-estate usage 
of ±e generated custom computing machines, as well as the user acceptance of the 
language, could enhance the efficacy of SAMUEL. 
A fmal area of future work that might prove interesting would be a complete 
redesign of the SAMUEL custom computing machine template. Resulting machines 
could be compared and contrasted to current machines. 
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APPENDIX A. THE EULER-97 COMPILER 
PROJECT SAMUEL 
• MODULE NAME: euler language system ' 
FILE NAME: euler • h 




itdefine undefined 0 
#deeine TOTAL_OPCODES 58 
ifdefine EULZH_VEHSION_STRING "Euler 1997vl.O" 




{ OPnequal, OPrem, OPconcac, OPrquoce, OPrparen, OPassign, OPsemi, OPlchan, 
OPlechcin, OPequal, OPgchan, OPgechan, OPref, OPrbrak., OPIquote, OPcibs, 
OPadd, OPand, OPbegin, OPcall, OPdiv, OPelse, OPend, OPexp, OPfornial, 
OPgoco, OPin, OPinceger, OPisb, OPisl, OPisli, OPisn, OPisp, OPisr, OPisu, 
OPisy, OPlabel, OPlengch, OPlisc.. OPlogical. OPlogval, OPmax. OPmin, 
OPmod, OPmul, OPneg, OPnew, OPnoc, OPnumber, OPomega, OPor, OPouc., OPreal, 
OPs\ib, OPsymbol, OPtail, OPthen, OPvalue} 
EulerOpcodeType; 
cypedef eniiin 
( undf = 0, bool, labl, lisc, marie, numb, proc, symb, vxef, garb} 
EulerDacaTypes: 
f undf = 0 is used in chis enum so chac when '/ 
/* calloc is used to create the variable heap */ 
/• all objects will initially have a typeflag '/ 
of undf. This avoids the loop that would '/ 
/' otherwise be required to init variables to '/ 
























/* for Che parser •/ 
extern int BlockNumber, Offset, Programlndex, MarkValue, SymTablndex; 
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extern int Stemp, Scale, Temp, Linenum; 
extern Eulerlnstruction *CompiledPrograai; 
extem SymTabEntry 'SymTab; 
extem FILE 'yyin, 'RedirectedOutputFile; 
/' Che flags */ 
extern int EuierReportFlag, EulerRedireccedOutputFlag, EulerDebugFIag; 
extern int SulerCompiledProgramOutputFlag, EulerCompileOnlyFlag; 
extern int EulerSynchesisFlag; 
/• for the interpretation */ 
extern EulerDataObject 'EulerStack; 
extern EulerDataObject 'EulerVarKeap; 
extem int EulerFCT, EulerMP, EulerPC, EuierSP, Euler'/TP; 
extern int SulerCompiledPrograjnLengcii, EuierStacitSize, SulerVarKeapSize; 
/* for the system '/ 
extern char -OPCODE.STRINGS [ ] ; 
extern int 'EulerOpcodeCoxints ; 
#endi f 
/* from parser.c ' /
void Newlnstruction(int, EulerOpcodeType, int, int); 
void NewSymTabEntry(int, char*, int, int, char*); 
void ChangeSymTabOf f set (int, inc) ; 
void ChangeSymTabType (int, char *) ,-
void ChangelnstruccionOperandl (inc. int) ,-
void var_error(void); 
void lab_error(void): 
int yyerror(char *); 
int yyparse(void); 
inc yywrap(void); 
/• from econd.c */ 
void ethen(int operandi); 
void eelse(int operandi); 




/* from ecycle.c */ 
void Cycle(void); 
/• from edebug.c */ 
void monitor(void); 
/* from edeiim.c */ 
void eoegxn(void); 
void eend(void); 
void esemKvoid) ; 
void elquotednt operandi); 
void erquoce(void); 
/• from efiles.c */ 
void FacalError(consc char *in_message); 
void HuncimeError (consc char *in_message); 
/* from elisc.c */ 
void elisc(void); 
void erparendnt operandi) ; 
void elength(void) ; 
EulerDacaObjecc ecopylist(EulerDataObject inliscdescriptor) ; 
void erbrak(void) ; 
/* from elogic.c */ 
void eandCint operandi); 
void eordnc operandi); 
void enot(void); 
/* from emarlc.c */ 
inc CurrentMarkBlockNumber(void) ; 
inc CurrencMarlcDynamicLinic(void) ; 
inc CurrencMarkScacicLinJc(void) ; 
inc CurrencMarlcVarLiscSCarc (void) 
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inc CurrGncMarkRecumAddress (void) 
int FindMark(inc); 
/* from emach.c '/ 
void eadd(void); 
void esub(void); 

















/ *• from epreds. c * / 
int isb(inc inindex) ; 
inc isKinc inindex) 
inc isli(inc inindex); 
inc ism(inc inindex); 
int isn(inc inindex); 
int isp(int inindex); 
int isr(int inindex); 
inc isu(int inindex); 









/* from estacic.c '/ 
void EulerScackXnit(inc insize); 
void SulerScackPush(EulerDataObject inobject); 
EulerDataObject EulerStaclcPop (void) ; 
SuierDacaObject SuierScaclcPopThroughIndex( inc inindex); 
EulerDataObject SulerStac!cItem( int index); 
void EulerStac]cPrint(void) ; 
void EulerDataObjectPrinc(EulerDataObject inobject); 
void EulerPrintList(EulerDataObject inobject); 
/• from etypes.c '/ 
void enumberdnt operandi); 
void elogval(int operandi); 
void eomega(void); 
void esymboKint operandi); 
void elabel(int operandi, int operand2); 
/* from evars.c */ 
void enew(void); 
void erefdnt operandi, int operand2) ; 





/* from evarheap.c */ 
void EulerVarHeapInitdnc insize); 
void EulerVarHeapPush(EulerDacaObject inobjecc) ; 
void EulerVarHeapSec(EulerDacaObject inobjecc, int index) ; 
EulerDacaObjecc EulerVarHeapIcem(inc index); 
void EulerVarHeapPrint(void) ; 
int EulerVarHeapGrabOneSpace(void); 
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inc EulerVarHeapGrabManySpaces (inc) ; 
inc FindVariableLocacion(inc, inn) 
/* for euler.c */ 
void ShowEulerBanner (const char ') ; 
inc WriceCompiledProgramOucpucFile(const char '): 
inc WriceSyiichesisOucpucFile(const char *) ; 
new source code file 
' ports.h ' 
• » j 
/" note that for this appendix, not all ports are shown, 
a representative scunple illustrate how the Verilog ports 
are declared as an array of strings those that are 
empty strings have similar ports declared when building the 
actual compiler '/ 
char ports[581[301 = { 
"enequal nequalop(elk, ibus[ "OPCODE! , reset,cbus,dbus) " , 
"" /* rem */ , 
"" /' concat 
"erquote rquoteop (elk,markbus, ibus [" OPCODE! , reset,cbus,dbus) ;", 
"" / * rparen */, 
"eassign assigrop (elk, ibus [" OPCODE! , markbus, reset, cbus, dbus) ;", 
"esemi semiop(elk, ibus ["OPCODE] , reset, cbus) , 
"elthan Ithanop (elk, ibus [" OPCODE] , reset, cbus, dbus) ,-", 
"elethan lethanop(clk, ibus["OPCODE!,reset,cbus,dbus);" , 
"eequal equalop(elk, ibus ['OPCODE! , reset, cbus,dbus) , 
'egthan gchanop(clk, ibus [" OPCODE! , reset, cbus, dbus) ; -, 
'egethan gethanop (elk, ibus[" OPCODE! , reset, cbus, dbus) ; " , 
"eref refop (elk, ibus,markbus, reset, cbus,dbus) ; •", 
"" /* rbrak '/, 
"elquote Iquoteop (elk, iabus, ibus, markbus, reset, cbus, dbus) 
"" /' abs '/, 
"eadd addop (elk,ibus["OPCODE! , reset,cbus,dbus);", 
"eand andop (elk, ibus, reset, cbus,dbus) ;", 
"ebegin beginop(elk,markbus, ibus[ "OPCODE!,reset,spbus, cbus,dbus) ;", 
"" /' call -/, 
"ediv divop (elk,opcode,reset, cbus,dbus) 
"eelse elseop (elk, ibus, reset, cbus,dbus) ;" , 
"send endop (elk,ibus["OPCODE! , reset,cbus,dbus);", 
"" /* exp ' /, 
/' formal '/, 
"egoto gotoop(elk,ibus["OPCODE!,reset,cbus,dbus);" . 
"ein inop(elk, ibus[•OPCODE! , reset,cbus);" , 
"" /' integer '/, 
•• / • ISD '/ , 
/ • isl 
> * isli '/ 
/ ' isn 
/ » isp 
/ • »  isr 
•• isu • /  ,  
"" /* isy */, 
"elabel labelop (elk, ibus, reset, cbus, dbus) ;', 
"" /' length '/, 
"" /' list '/, 
"" /* logical 
"elogval logvalop(elk,ibus,reset,cbus,dbus);" /* logval '/, 
"emax maxop (cl.k, ibus [" OPCODE] , reset, cbus, dbus) ,- ", 
"emin minop(elk, ibus["OPCODE], reset,cbus,dbus) ;", 
"emod modop (elk, ibus ['OPCODE! , reset, cbus, dbus) " /* mod '/, 
"emul mulop(elk, ibus["OPCODE], reset,cbus,dbus) ;" /* mul */, 
"" /* neg */, 
"enew newop(clk,markbiis, ibus [ "OPCODE! , reset, cbus,dbus) ; ", 
"enot notop (elk, ibus [ "OPCODE!, reset, cbus, dbus) ,-", 
"enumber numberop(elk, ibus, reset, cbus, dbus) ;", 
"" /* omega */, 
"eor orop(clk, ibus,reset,cbus,dbus) ;", 
"eout outop(elk, ibus["OPCODE],reset,cbus);", 
"' /' real '/, 
" esub subop (elk, ibus [' OPCODE) , reset, cbus, dbus) ,- " , 
"" /* symbol '/, 
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"" /• call •/, 
"echen chenop (elk, ibus, resec, cbus, dbus) ;" . 
"evalue valuop (die, ibus [" OPCODE) , markbus, reset, cbus, dbus) ;" 
new source code file 
PROJECT SAMUEL 
MODULE NAME: euler language system 
FILE NAME: econd.c 
PURPOSE: iaiplemenn conditional statements 
include "euler.h" 
void ethen(int operandi) 
{ 
EulerOataObject "opvalue; 
if ( isb(EuierSP) ) 
{ 
topvalue = SulerSCackPop(): 
if (topvalue.value[Oi == 0) 
EulerPC = operandi - 1; 
) 
else 
SuntimeError("Euler Then Error: check if-then-else statements . \n") ; 
) 
void eelsednt operandi) 
{ 
EulerPC operandi 1; 
new source code file 
PROJECT SAMUEL 
MODULE NAME: euler language system 
FILE NAME: econt.c 




EulerOataObject derefobject, refobject, procobject, newmar.k; 
if ( isr(EulerSP) ) 
{ 
refobject = EulerStackPop() ; 
derefobject = ederef (refobject) ,-
EulerStackPush(derefobject.) ; 
if ( iso(EulerSP) ) 
{ 
EulerFCT = 0; 
procobject = EulerStackPop() ; 
newmark.typeflag = mark; 
newmark.value [01 = procobject.value(0 I ; 
newmark.value[1) = EulerMP; 
newmark. value [21 = procobject .value i 11 ; 
newmark.value[3 j = 0; 
newmar.k.value[4] = 0: 
newmark.value[51 = EulerPC; 
EulerStackPush(newmark); 
EulerMP = EulerSP; 





EulerDacaObject listobjecc, refobjecc.derefobject, newmarlc, procobjecc; 
liscobjecc = EulerStackPop(); 
if ( isr(EulerSP) ) 
C 
refobject = SulerScacJcPop() ,-
derefobjecc = ederef (refobjecc) 
EulerScackPush(derefobjecc); 
} 
if ( isp(EulerSP) ) 
( 
EuierFCT = 0; 
procobject = EulerScaclcPop () ; 
newmark.cypeflag = mark; 
newmarlc. value [01 = procobject .value [0 ] ; 
nevnnarSt. value [11 = EulerMP: 
newmark.value(21 = procobjecc.value[11; 
newmar.k.value[3] = liscobject.value(0] ; 
newmark.value[41 = listobjecc.vaiue[11; 
nevnnar.k. value [51 = EulerPC; 
EulerScackPush(newmark) ,-
EulerMP = EulerSP; 
EulerPC = orocobjecc. value [2 1 ,-
> 
else 





if ( isKEulerSP) ) 
{ 
labelobjecc = EulerSCackPop () ,-
EulerMP = FindMark(labelobjecc. value[ 1] ) ; 
/* sec PC CO poinc to the next instruction -1. The -I will be 
incremented back by the cycle function, leaving the correct 
address */ 
EulerPC = labelobject.value[0] - 1; 
EulerSP = EulerMP; 
) 
else 
SuntimeError("Label descriptor required co GOTO a different program address."): 
new source code file 
PROJECT SAMUEL 
MODULE NAME: euler language system 
FILE SAME: ecycle.c 
PURPOSE: implement fecch-execute cycle 
#include "euler.h" 
void Cycle{) 
' /  




fprincf(RedireccedOucpucFile, ) . 
fprincf (RedireccedOucpucFile, "\nBefore %s (EulerPC = %d) , ", 




















eref (CompiledProgram[EulerPCl .opercindl. 































































emod () ; 
break; 



























case OPnequal; enequal(); 
break.; 
case OPvalue: evalue(); 
break; 
case OPrparen; erparen(CompiledProgram[EulerPCI.operandi); 
break; 
case OPcall: ecall(); 
break; 
case OPgoto: if (EulerDebugFlag) monitor(); 
egoto() ; 
break; 
case OPthen: ethen (CompiledProgrcun [ Euler PC 1 . operandi) 
break; 
case OPelse: eelse(CompiledProgramCEulerPC].operandi) 
break; 
case OPand: eand(CompiledProgram[EulerPCl.operandi); 
break; 
case OPor: eor(CompiiedProgram[EulerPCI.operandi); 
break; 
case OPnot: enot(); 
break; 
case OPlist: elist(); 
break; 
case OPlength: elength(); 
break; 
case OPrbrak: erbrak(); 
break; 
case OPisb: eisbO 
brealc; 
case OPisr: eisr() 
brealc; 
case OPisn: eisnO 
break; 
case OPisl: eisK) 
brealc; 
case OPisli: eisli 
brealc; 
( )  ;  
case OPisy: eisyO 
brealc; 
case OPisu: eisuO 
brealc; 
case OPisp: eisp() 
brealc; 
default; fprintf(stderr,"\n\n%s\n", 
QPCODE_STRINGSrcontpiiad.Program[EulerPC! .opcode! ) ; 
fflush(scderr); 
RuncimeError("Opcode Sloe Implemented Yec.'); 
brealc; 
} /" switch */ 
) /' while '/ 
) /' ecycle */ 
-- new source coae Ciie 
PROJECT SAMUEL 
MODULE NAME; euler language system 
FILE NAME: edebug.c 





menuchoice = 0; 
while (menuchoice '. = 6 && menuchoice '.=7) 
{ 
printf (" XnVn'*'*"""""" j . 
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princfCXn' EULER RUNTIME MONITOR: goto on line %6d 



















View runcime stack..") 
View scack scaciscics.") ; 
View variable heap."); 
View variable scaciscics." 
Run garbage colleccor.") ; 
Resume Program Execution." 
Run Program to Completion. 




Terminate Program Execution."); 
printf("\n\n£nter your choice; 
scanf("%d",imenuchoice); 
swi ten(menucho ice) 
{ 
case 1; EulerScackPrint(); 
break; 
case 2: brea.k; 
case 3 : EulerVarHeapPrint() 
break; 
case 4: break; 
case 5: break; 
case 6: break; 
case 7: EulerDebugFlag = 0; 
break; 
case 8: exic(l); 
break; 





euier language system 
edelim.c 
implement delimiters 




newmarJc. typef lag = mark; 
newmark. value[01 = CurrentMarkBlockNumber () - 1; 
newmark.value[ll = EulerMP; 
newmar.k. value [ 21 = EulerMP; 
newmark.value[31 = 0; 
newmark.value[4 j = 0; 
newmark.value[5 j = 0; 
EulerStackPush(newmark); 





EulerDataObject temp, discard; 
dynamic link = Curren.tMarkDynamicLink() ; 
temp = EulerStac.kPop () ; 
discard = EulerStackPopThroughlndex(EulerMP) ; 
EulerStackPush(temp); 






discard = SulerStac)tPoD () ; 
} 
void elquoce(inc operandi) 
( 
Euler Da caObjecc newrproc; 
newproc.-ypeflag = proc; 
newproc.value[01 = CurrencMarkBlockNumber() - 1; 
newproc. valued! = EulerMP,-
newproc.value[2 I = EulerPC; 
EulerScackPush(newproc); 




EulerDacaObject cemp, discard; 
EulerPC = CurrencMarJcHecumAddress () 
dynamiclinjc = CurrencMarkDynamicLinlc () .-
cemp = EulerStacicPop () ; 
discard = EulerStackPopThroughlndex(EulerMP) 
EulerScacicPushCcemp) ; 
EulerMP = dynamiclink: 
} 
new source code file 
PROJECT SAMUEL 
' MODULE NAME: euler language syscem 
FILE NAME: efiles.c 
PURPOSE: implement file supporc funccions ' 
#include "euler.h" 
void FacalError(const char *in_message) 
{ 
fprinct(scderr,"\n\nERROR WHILE EtECUTING LINE %d, \n\c%s\n",EulerPC.in_message); 
exit (1) 
} 
void RuntimeError(const char 'in_message) 
I 
fprincf(scderr,"\n\nfiUNTIME ERRORXnLINE: %d\n%s\n", 







for (index = 1; index < EuierCompiledProgramLengch; index*->-) 
fprincf(RedireccedOucpucFile,"Line %d: %10d %10s %5d %5d\n",index, 
CompiledPragram[ index ].sourceline, 
OPCODE_STRINGS[CompiledProgram[ index l-opcodel, 
CompiledProgram( index ].operandi, 
CompiledProgram[ index j.operand2); 
new source code file 
PROJECT SAMUEL 
MODULE NAME: euler language syscem 
FILE .VAME: elisc.c 
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PURPOSE: impLemenc lisc functions 
^include "euler.h" 
void eliscO 
SuierDacaObjecr temp, newlist; 
int startloc, listlength; 
if ( isn(EulerSP) ) 
( 
temp = EulerStacJcPop () ; 
listlength = temp.value[01; 
startloc = EulerVarHeapGrabManySpaces(listlength); 
newlist.typeflag = list; 
newlist.value[01 = startloc; 




RuntimeError("Euler List Error: a number must follow a list constructor"); 
void erparendnt operandi) 
f 
int start, index; 
EulerDataObject newlist; 
start = EulerVarHeapGrabManySpaces(operandi); 
index = operandi; 
newlist.typeflag = list; 
newlist.value[01 = start; 
newlist.value[1I = operandi; 
while ( index > 0 ) 
C 
index = index - 1; 






EulerDataObject temp, newnumb; 
if ( isr(EulerSP) ) 
{ 
temp = EulerStackPop(); 
SulerStackPush( ederef(temp) ); 
} 
if ( isli(EulerSP) ) 
{ 
temp = EulerStacicPop() ; 
newnumb.typeflag = numb; 
newnumb.value[01 = temp.value[11; 
EulerStacJcPush (newnumb) ; 
} 
else 
RuntimeError("Euler Length Error: cannot find length of a ncnlist."); 
EulerDataObject ecopylist(EulerDataObject inlist) 
{ 
int loop, startloc; 
EulerDataObject newlist; 
startloc = EulerVarHeapGrabManySpaces(inlist.value[1]); 
newlist.typeflag = list; 
newlist.value[01 = startloc; 
newlist.value[II = inlist.value[II; 
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for (loop = 0; loop < newlisc.value[ll ; loop-"") 
{ 
if (EulerVarHeap[inlisc.value[QI-loop! .cypeflag == list) 
EulerVarHeap(startloc * loop] =ecopylist(EulerVarHeap[inlist.'/alue[01-loop! ) ; 
else 






EulerDataObject indexvalue, temp, oldref, newref; 
if { isn( EulerSP ) ) 
{ 
indexvalue = EulerStacitPop () ; 
if (indexvalue.'/alue[0! <= 0) 
SuntimeError ('Euler List: index <= 0 in vamame [ index i syntax."); 
if ( isr( EulerS? ) ) 
{ 
oldref = EulerStacicPop () ,-
EulerStackPushC ederef( oldref ) ) ; 
) 
else 
SuntimeError ('Euler List .Access: no variable in vamame [ index I syntax. "); 
if ( isli( EulerSP ) ) 
{ 
temp = SulerStackPop(); 
if ( indexvalue.valueiOi > temp.value[II ) 
RuntimeError("Euler List Access: index>lengtii in vamame[index 1 syntax."); 
newref.typeflag = vref; 
newref.value(01 = oldref.value[01,• 




RuntimeError ("Euler List Access: var not a list in varname [ index I syntax."); 
) 
else 
RuntimeError ("Euler Lists: nonnumeric index. Checlc vamame [ index! syntax."); 
} 





euler language system 
elogic.c 
implement logic expressions 
ifinclude "euler.h" 
void eanddnt ooerandl) 
{ 
EulerDataObject topvalue; 
if ( isb(EulerSP) ) 
C 
topvalue = EulerStacicPop () ; 
if (topvalue.value[0I == 0) 
{ 
EulerPC = operandi - 1; 







HuncimeError ("Euler And Error: checic logical and scacemencs."),-
void eordnc operandi) 
{ 
EulerDacaObjecc copvalue; 
if ( isb(EulerSP) ) 
{ 
copvalue = EulerScac.icPop () ; 
if (copvalue.value[01 == 1) 
{ 
SulerPC = operandi - 1; 








if ( isb(EulerS?) ) 
{ 
copvalue = EulerScacJcPop () ; 
if (copvalue.valuelO1 == 0) 
copvalue.value[01 = 1; 
else 




SuncimeError("Euler Logical Noc Error: check logical noc scacemencs. 
} 
} 
new source code file 
PROJECT S.AMUEL 
MODULE NAME: euler language syscem 
FILE NAME: emaric.c 
PURPOSE: implemenc accivacion records 
#include "euler.h" 
inc CurrencMar.icBloclcNuinber () 
{ 
if ( EulerMP > 0 ) recum (EulerScaclc[EulerMPl .value[01) ; 
else recum 0; 
} 
inc CurrencMarlcDynamicLinJc () 
{ 
if ( EulerMP > 0) 
recum (EulerScack[EulerMP].value[1]); 




if ( EulerMP > 0) 
recum (EulerSCack[EulerMP].value[21) ; 
else 
FacalErrGr("Euler Vircual Machine Bad Mark Index. Cemnoc Concinue."); 
) 
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inc CtirrencMarkVarLiscScart () 
{ 
if ( EulerMP > 0) 
return (EulerStacic [EuierMP] . value [31); 
else 
FatalError( "Euler Virciial Machine Bad Marie Index. Cannot Continue."); } 
int CurrentMar)cReturnAddress () 
{ 
if ( EulerMP > Q ) 
return (EulerStacicC EulerMP I .value [51) ; 
else 
?atalError("Euler Virtual Machine 3ad Mark Index. Cannot Continue."); 
} 
int rindMaric(int inbloclcnuinDer) 
( 
int index; 
index = EulerMP; /* set inde.x to point to the topmost marie '/ 
while ( EulerStaclcCindexl .value[01 '. = inbloclcnumfaer ) 
{ 
if ( (index = SulerStack[indexl .value[2i) <= 0 ) 
{ 
printf (" FindMaric error: %d\n", inblocicnuintoer) ; 
RuncimeError("?indMaric:UnJaiown Variable. Checic variable usage.");) } 
return index; } 
new source code file 
PROJECT SAMUEL 
• MODULE MAME: euler language system * 
FILE NAME: emath.c 




EulerDataObject numbl, nuinb2, addresult; 
if ( isn(EulerSP) isn(EuierSP - 1) ) 
{ 
numb2 - EulerStacicPop () ; 
numbl = EulerStacicPop () ; 
addresult.typeflag = numb; 





RuntiineError( "Euler Add Error: checic addition statements."); } 
void esubO 
{ 
EulerDataObject numbl, numb2, subresult; 
if ( isn(EulerSP) && isn(EulerSP - 1) ) 
{ 
numb2 = EulerStacicPop () ; 
numbl = EulerStacicPop () ; 
sxibresult. cypeflag = numb; 











EuierDacaObjecc numbi, numb2, mulresulc; 
if ( isn(EulerS?) iSt isii(EulerS? - 1) ) 
nuin£)2 = SulerScackPop () ,-
numbl = EulerScacicPop () 
mulresulc.cypeflag = numb; 









EulerDacaObjecc numbl, numb2, divresuic; 
if ( isn(EulerSP) ii isn(EulerSP - Ii ) 
{ 
numb2 = EulerScacJcPop () ; 
numbl = EulerScacicPop () ; 
divresuic.cypeflag = numb; 





RuncimeError ("Euier Division Error: checic division scacemencs.") ; 
} 
} 
vo id emod () 
{ 
EulerDacaObjecc numbl, numb2, modresulc: 
i£ ( isn(EulerSP) ii isn(EulerSP - 1) ) 
{ 
numb2 = EulerScacicPop () ; 
numnl = EuierScaclcPop () ; 
modresuic.cypeflag = numb; 










EulerDacaObjecc numbl, numb2, expcresulc; 
inc loop; 
if ( isn(EuierSP) i& isn(EuierSP - 1) ) 
{ 
numb2 = EuierScaclcPop () ; 
numbl = EuierScaclcPop () ; 
expcresulc.cypeflag = numb; 
if (numb2.value[01 == 0) 





for (loop = 0; loop < nuinb2.valueiOI-1: loop+-) 










EulerDacaObjecc numbl, negresulcr 
if ( isn(EulerS?) ) ( 
numfal = EulerScaclcPop () ; 
negresulc. cypeflag = numb; 









EulerDacaObjecc numfal, afasresulc; 
if ( isn(EulerSP) ) 
{ 
numbl = EulerScacicPop (}; 
absresulc. cypef lag = numb; 
if (numbl.value[01 >= Q) 
absresulc.value[Q1 = numbl.valueiOI; 
else 









EulerDacaObjecc numbl. incresulc; 
/' Noce chac chis funccion does noching righc now since only 
incegers have been implemenced. When floacs are incroduced, chough, 
chis funccion will need co cypecasc che floac co an inc. */ 
if ( isn(EulerSP) ) 
C 
numbl = EulerScacicPop () ; 
incresulc. cypef lag = numb; 





RuncimeError ("Euler Inceger Error: checic negacion scacemencs."); 
} 




EulerDacaObjecc numbl, boolresulc; 
if ( isn(EulerSP) ) 
99 
{ 
mimbl = EulerScacicPop () ; 
boolresulc.typeflag = bool; 










SulerDacaObject boo11, realresult; 
if ( isb(EulerS?) ) 
( 
booll = SulerStaclcPop () ; 
realresult.typeflag = numb; 





RuntlmeError("Euler Seal Error: checJc boolean->real syntax statements."); 
} 
} 
vo id emin() 
{ 
EulerDataObject numbl, numb2; 
if ( isn(EulerSP) isn(EulerSP - 1) ) 
{ 
numb2 = EulerStackPop() ; 
numbl = EulerStaclcPop () ; 
if (numbl.value[01 <= numb2.value[Oil 
EulerStackPush(numbl); 
else 








EulerDataObject numbl. numb2; 
if ( isn(EulerSP) isn(EulerS? - 1) ) 
{ 
numb2 = EulerStacJcPop () ; 
niunbl = EulerStackPop () ; 












EulerDataObject numbl, numb2, boolresulc; 
if ( isn(EulerSP) isn(EulerSP - 1) ) 
{ 
numb2 = EulerStackPop{); 
numbl = EulerStackPop() ; 
boolresult.typeflag = bool; 
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if (numbl.value(01 < numb2.value[0 1) 
booIresulc.value[01 = 1 ; 
else 










EulerDacaObjecc nunibl. numbZ, boolresult; 
if ( isn(EulerSP) isn(EulerSP - 1) ) 
{ 
numb2 = EulerScaclcPop () ; 
numbl = EulerScackPop () ; 
boolresult. cypef lag = bool; 
if (numb 1. value [01 <= nuinb2 . value [01 ) 
boolresult.value[01 = 1; 
else 





RuntinieError("Euler Inequality Error: check <= statements. 
} 
! 
void egethan() { 
EulerDataObject numbl, nuiiib2, boolresult; 
if ( isn(EulerSP) isn(EulerSP - 1) ) 
numb2 = EulerStackPop () ; 
numbl = EulerStackPop () ; 
boolresult.typeflag = bool; 
if (numbl .value[01 >= aumb2. value [0!) 
boolresult.value[01 = 1; 
else 









EulerDataObject numbl, numb2, boolresult; 
if ( isn(EulerS?) isn(EulerSP - 1) ) 
numb2 = EulerStackPop () ; 
numbl = EulerStackPop() ; 
boolresult.typeflag = bool; 
if (numbl.value[0! > numb2.value[0i ) 
boolresult.valueio 1 = 1; 
else 










EulerDacaObjecc numbl, nuinb2, boolresult; 
i£ ( isn(EulerSP) && lsn(EulerS9 - L) ) 
{ 
nuiiib2 = EulerScacJcPop () ; 
niiinbl = EulerScacicPop () ; 
booiresuln.typeflag = bool; 
if (minibl.value[Ql == nuinb2.value[Q! ) 
booiresulc.valueCO] = 1; 
else 









EulerDacaObjecc nujnbl, nuinb2, boolresulc; 
if ( isnlEulerS?) Si isnCEulerSP - 1) ) 
{ 
nuinb2 = EulerScackPop () ; 
numbl = EulerScacJcPop () ; 
boolresulc. cypeflag = bool; 
if (numbl .valueIO'l numb2.valu6[01 ) 
boolresulc.value[01 = 1; 
else 




HuncimeError ("Euler Inequalicy Error: chec.k scacemencs.") 
} 
new source code file 
PROJECT SAMUEL 
* MODULE MAME: euler language syscem 
FILE -VAME: epreds.c 
PURPOSE: implemenc incerprecer supporc predicaces 
noce thac che euler predicaces are in che 
elogic.c file * 
#include "euler.h" 
inc isb(inc inindex) 
{ 




EulerDacaObjecc derefobjecc, refobjecc, newbool; 
if ( isr(EulerSP) ) 
{ 
refobjecc = EulerScackPop(); 
derefobjecc = ederef(refobjecc); 
} 
else derefobjecc = EulerSCackPop(); 
newbool.cypeflag = bool; 




inc isKinc inindex) 
{ 




EulerDacaObjecc derefobjecc, refobjecc. newbool; 
if ( isr(EulerSP) ) 
{ 
refobjecc = SulerScackPop(); 
derefobjecc = ederef(refobjecc); 
} 
else derefobjecc = EulerScackPop(); 
r.ewbool. cypeflag = bool; 
newbool.value[0 I = derefobjecc.cypeflag == labl; 
EulerSCacjcPush(newbool) ; 
} 
inc islilinc inindex) 
{ 




EulerDacaObjecc derefobjecc, refobjecc, newbool; 
if ( isr(EulerSP) ) 
{ 
refobjecc = EulerScackPop(); 
derefobjecc = ederef(refobjecc); 
} 
else derefobjecc = EulerSCackPop(); 
newbool.cypeflag = bool; 
newbool.valuet0! = derefobjecc.cypeflag == lisc; 
EulerScackPush(newbool) ; 
) 
inc isn(inc inindex) 
{ 




EulerDacaObjecc derefobjecc, refobjecc, newbool; 
ir ( isriEuierSP) ) 
{ 
refobjecc = EulerScackPop(); 
derefobjecc = ederef(refobjecc); 
} 
else derefobjecc = EulerSCackPop(); 
newbool. cypef lag = bool; 
newbool.value[0] = derefobjecc.cypeflag == numb; 
EulerScackPush(newbool); 
} 
inc ismdnc inindex) 
( 
recum (EulerScack( inindex] . cypeflag == mark); } 
inc ispdnc inindex) 
{ 




EulerDacaObjecc derefobjecc, refobjecc, newbool; 
if ( isr(EulerSP) ) 
{ 
103 
refofajecc = EulerStackPop(); 
derefobject = ederef(refobject); 
) 
else derefobject = EulerStackPop() ,-
newbool.typeflag = bool; 
newbool.value[01 = derefobject. typeflag == proc; 
EulerStackPush(newbool); 
int isrdnt inindex) 
{ 




EulerDataObject derefobject, refobject, newbool; 
if ( isr(EulerSP) ) 
{ 
refobject = EulerStackPop(): 
derefobject = ederef (refobject) 
} 
else derefobject = EulerStackPop() ,-
newbool.typeflag = bool; 
newbool .value [01 = derefobject. typeflag == 'rref: 
EulerStac)cPush(newbool) ; 
} 
int isy(int inindex) 
{ 
return (EulerStack.( inindex) .typeflag == symb) ; 
void eisy() 
{ 
EulerDataObject derefobject, refobject, newbool; 
if ( isr(EulerSP) ) 
{ 
refobject = EulerStackPop(); 
derefobject = ederef(refobject); 
! 
else derefobject = EulerStac!cPop() ; 
newbool.typeflag = bool; 
newbool.value[01 = derefobject.typeflag == symb; 
EulerScackPush(newbool); 
} 
int isuiint inindex) 
{ 




EulerDataObject derefobject, refobject, newbool; 
if ( isr(EulerSP) ) 
{ 
refobject = EulerStackPop(); 
derefobject = ederef(refobject); 
} 
else derefobject = EulerStackPop(); 
newbool.typeflag = bool; 
newbool.value[0] = derefobject.typeflag == undf; 
EulerStackPush(newbool); 
) 
new source code file 
PROJECT SAMUEL 
MODULE NAME: euler language system 
FILE NAME: estack.c 
104 
PURPOSE: implement che stack functions 
. J  
•include "euler.h" 
void EulerStaclcInit (inc insize) 
{ 
EulerScack = (EulerDacaObject ') 
calloc(insize,sizeof(EulerDataObject)); 
EulerStackSize = insize; 
) 
void £ulerStacicPush(EulerDataObjact inobject) 
{ 
if ( EulerSP < (EulerStackSize - 1) ) 
{ 
EulerSP—; 
EulerStackfEulerSP1 = inobject; 
} 
else 




if ( EulerSP > 0 ) return EulerScack[EulerSP—i; 
else 
FatalError("Euler Virtual Machine Stack Empty. Cannot Continue."); 
) 
EulerDataObject EulerStackPopThroughlndex(int inindex) 
{ 
if ( (inindex >0) && (inindex <= EulerSP) ) 
C 
EulerSP = inindex-1; 
return EulerStack[EulerSP 1 ; 
} 
else 
FatalError("Euler Virtual Machine StackPoo Bad Index. Cannot Continue."); 
} 
EulerDataObject EulerStackItem(int index) 
I 
if ( (index <= EulerSP) (index >0) ) return EulerStack[index 1; 
else 





fprintf(RedirectedOutputFile,"\nThe Stack Contains:\n"); 
fprintf (RedirectedOutputFile, " \n") ; 
for (loop = EulerSP; loop > 0; loop--) 
C 
fprincf(RedirectedOutputFile, "%d: ', loop); 
EulerDataObjectPrint (EulerStack [loool ) ; 
} 
} 




case undf: fprintf (RedirectedOutputFile, "UNDFNn") ; 
break; 
case bool: fprintf(RedirectedOutputFile,"BOOL %d\n", 
inobject.value[01); 
break; 

















case numb: fprincf(RedireccedOucpucFile,'NUMB %d\n", 
inobjecc.valuetOl); 
break; 





case symb: fprincf(RedireccedOucpucFile,"SYMB %c\n", 
(char)inobjecc.value[01); 
break; 




case garb: fprincf(RedireccedOucpucFile."GAHB: garbage objecc,\n"); 
break; 
default: fprincf(RedireccedOucpucFile,"UNRECOGNIZABLE DATA.\n"); 
break; 
} 





euler language syscem 
ecypes.c 
implemenc dacacype conscruccors/cypecascs 
^include "euler.h" 
void enumberdnc operandi) { 
EulerDacaObjecc newnumber; 
newnumoer . cypeti.ag = numo; 
newnumber.value[01 = operandi; 
SulerScackPush(newnumber) ; 
} 
void elogvaKinc operandi) 
{ 
EulerDacaObjecc newbool; 
newboo1.cype flag = boo1; 
newbool.value[01 = operandi; 





newundf. cypef lag = undf; 
EulerScackPush(newundf) ; 
} 
void esymboKinc operandi) 
{ 
EulerDacaObjecc newsymb; 




void elaijel'.inc operandi, inc operand2) 
{ 
EulerDacaObjecc newlabl; 
newlabL.cypeflag = labl: 
newlabl .'/alue[01 = operandi 
newlabl. value i 1 ] = operand2 
EulerStac!cPush(newlabl) ; 
1 
new source code file 
PROJECT SAMUEL 
* MODULE NAME: euler iemguage syscem 
* FILE NAME: euler.c 
* PURPOSE: implemenc the main euler Eunccion 
^define EULERMAIN 
it include " euler. h" 
ttinclude "ports.h" 
#undef EULEBMAIN 
/ "  
' define "he opcode strings 
const char 'OPCODE.STRINGS[1 = 
C "enequal", "erem", "econcat", "erquote", "erparen", "eassign", "esemi" 
"elcnan", "elethan", "eequal", "egthan", "egethan", "eref", "erbrak", 
"elquote", 'eabs", "eadd", "eand", "ebegin", "ecall", "ediv", "eelse", 
"eend", "eexp", "eformal", "egoto", "ein", "einteger", "eisb", "eisl", 
"eisli", "eisn", "eisp", "eisr". "eisu". "eisy", "elabel", "elength", 
"elist", "elogical", "elogval", "emax", "emin", "emod", "emul", "eneg" 
"enew", "enoc", "enumber", "eomega". "eor", "eout", "ereal", 'esub", 
"esymbol", "etail", "echen", "evalue" ); 
define Che parser globals • 
inc 31ockNuniber=0, 0ffsec=0, PrograinIndex=0, MarkValue=0, SymTabIndex=0 ; 
int dtemp=0, Scaie=0, Teinp=U, Linenum=l; 
Euler Instruction 'CompiledProgram; 
SymTabEntry 'SymTab; 
FILE 'yyin, *HedirectedOutputFile; 
define the global flags 
int EulerHeportFlag=0, EulerDebugFlag=0, EulerRedirectedOutputFlag=0 
inc EulerCompiledPragrainOutpucFlag=0, EulerCoinpileOnlyFlag=0 
int EulerSynthesisFlag=0, EulerSimulacionFlag = 0, EulerShortFormFlag = Q; 




int EulerFCT=0, EulerMP=0, EulerPC=0. EulerSP=0, EulerV.'TP=0; 
int EulerCompiledProgramLength, EulerSCackSize, EulerVarHeapSize; 
int 'EulerOpcodeCounts; 
/ 
" the main function 
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int maindnt argc, char 'argvti) 
{ 




inc OndLineArgiimencs, FilenameLengch, TableSize = 500; 
* orocess the coimnand I ine 
CnidLineArgiunenLS = argc; 
if ( CndLxneArgumencs == 1 ) 
{ 
Sprintf (srderr, - \n\n%s\n\r-", EUI,ER_'JSAGE_STRING) 
recum -I; 
) 
while (—QndLineArgumencs > I) 
{ 
if ( scrcmp(argv[CmdLineArgumencs-l 1 , "-r••) == 0 ) 
EulerReporcFlag = I; 
else if ( scrcmp (arg'/fQndLineArgumencs-1] -o") == 0 ) 
EulerRedireccedOucpucFlag = 1; 
else if ( snrcmp(argvCQndLineArguments-lI 
EulerDebugFlag = 1; 
else it ( scrcmp(argv[GndLineArgximencs-l 1 
EXilerCompiledPrograsnOutputFlag = I; 
else if ( scrcmp(argv[CmdLineArguiiiencs-lI 
EulerCompileOnlyFlag = 1; 
else if ( scrcmp(argv[GndLineArguments-l 1 
TableSize = 50000; 
else if ( scrcmp(argv[OndLineArguntencs-lI 
i 
EulerSynchesisFlag = 1; 
EulerCompileOnlyFlag = 1; 
; 
else if ( scrcmp(argv[GndLineArgumencs-iJ , "-Sim") == 0) 
EulerSimulacionFlag = 1; 
else 
{ 
fprincf (scderr, "\n\n%s\n\r.", EULER_USAGE_STHING) 
recum -1; 
; } 
"-d") == 0 ) 
"-C-) == 0 ) 
--C") == 0 ) 
"-b") ==0 ) 
"-synch") == 0 ) 
' redirecc syscem oucpuc? ' 
FilenameLengch = scrlen(argv[argc-ll) ; 
if ( EulerRedireccedOucpucFlag ) 
{ 
HedireccedOucputFilename = (char *)malloc(si2eo£(char) "(FilenameLengch-^S)) , 
scrcpy (RedireccedOucpucFilename,argvfargc-11 ) ; 
scrcac (RedireccedOucpucFilename, " .ouc") : 
if ( (RedireccedOucpucFile = fonenCRedireccedOucpucFilename, "w") ) == NULL) 
( 
fprincf (scderr, "\n\nEuler was noc able co open che oucpucfile: %s\n\n", 




else RedireccedOucpucFile = scdouc; 
• allocace che cables 
if ( (SymTab = calloc(TableSize,sizeof(SymTabEncry))) == 0 ) 
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fprincf(scderr, 
"\n\n£HHOR: Euler could not allocate a symbol table.\n\n"); 
return -1: 
} 
if ( (CompiledProgram = calloc(TableSize, sizeof(Eulerlnstruction))) == 0 ) 
{ 
fprintf(stderr, 
"\n\nERROR: Euler could not allocate a compiled program table.\n\n") ; 
return -1; 
} 
EulerOpcodeCounts = (int *)calloc(TOTAL_OPCODES.sizeof(int)); 
' open the source and parse* 
if ( (SourceFile = fopen(argv[argc-lI,"r")) == NULL ) 
C 








• save compiled program? 
if ( EulerCompiledProgramOutpucFlag ) 
{ 
if ( WriteCoinpil6dProgramOucputFile(argv[argc-ll ) != 0 ) 
{ 




* save synchesis info? 
if ( EulerSynthesisFlag ) 
if ( WriteSynthesisOutputFile(argv[argc-l!) != 0 ) 
t 





* compile only? 
» • • * » » » • • * * • » • * * • » • • * « « • * * * * *  
if ( EulerCompileOnlyFlag ) return 0; 
* set up runtime environ 
EulerStac!cInit(TableSi2e) ; 
EulerVarHeapInit(TableSize); 
EulerCompiledProgrcunLength = Programlndex 1; 
/ • r  




' exit safecly * 
recum(O) ; 
} 
void ShowEulerBanner(const char 'infilename) 
{ 
inc index,length; 
I ength = S tr ien (EULER_VHH£ IOM_STF.ING) ; 
fprintf(SedirectedOutputFiie,"\n"), 
for (index = 0; index < length f 4; index --) 
fprintf(HedirectedOutpucFile,") 
fprintf(RedirectedOutputFile,"\n") 
fprintf(RedirectedOutputFile, "* %s 'Nn",EULER_VERSION_STRING); 
for (index = 0; index < length - 4; index ^-) 
fprintf(RedirectedOutputFile,"*"); 
if ( EulerCompileOnlyFlag ) 
fprintf (RedirectedOutputFile, "\n\nCoinpiling: %s\n\n", infilename) ,-
else fprintf(RedirectedOutputFile,"\n\nRunning: %s\n\n",infilename); 
} 
int WriteSynthesisOutputFile(const char 'infilename) 
{ 
FILE 'SynthesisFile, 'VerilogFile, *TemplateFile; 
FILE 'ObjectCodeFile; 
char 'SynthesisFilename, 'VerilogFilename, 'TemplateFilename, temp; 
char 'ObjectCodeFilencime; 
int index = 0, totalopcodes = 0, totalcalls = 0, current = 0; 
SynthesisFilename = (char ')malloc(strlen(infilename)-5); 
strcpy(SynthesisFilename,infilename); 
strcat(SynthesisFilename,".syn"); 





fprintf(SynthesisFile,"EULER Synthesis Information\n'): 
fprintf (SynthesisFile, " Kn') ; 
while ( index < TOTAL_OPCODES ) 
{ 
if ( EulerOpcodeCounts[index] 1=0) 
{ 
fprintf(SynthesisFile,"%2d %10s %5d\n", 
index,OPCODE_STRINGS[index! , EulerOpcodeCounts[index)); 
totalcalls = totalcalls EulerOpcodeCounts [ index] ; 
totalopcodes = totalopcodes 1; 
/'I want to Icnow how many total opcodes, and how many times */ 
/" those opcodes are called to complete the program execution*/ 
} 
index = index i- 1; 
) 
fprintf (SynthesisFile, " \n") ; 
fprintf (SynthesisFile, "Total Opcodes Required: %3d\n'', totalopcodes) : 





ObjectCodeFilename = (char ')malloc (strlen(infilename) ••S) ; 
strcpy(ObjectCodeFilename,infilename); 
strcat(ObjectCodeFilename,".rom"); 
if ((ObjectCodeFile = fooen(ObjectCodeFilename,"w")) == NULL) 
{ 




fprincf (ObjeccCodeFile, "module irom (abus, dbus) ,-\n\n") ; 
fprincf(ObjeccCodeFile.• inpuc [7:01 afausrVn"): 
fprincf (ObjeccCodeFile," oucpuc [39:01 dbus;\n\n") ,• 
fprincf (ObjeccCodeFile, " reg [39:0] values [0:255 i \n\n") ,-
fprincf(ObjeccCodeFile," assign dbus = values[abusi;\n\n"); 
fprincf (ObjeccCodeFile, "inicial\n") ,-
fprincf (ObjeccCodeFile," begin : compiledProgramNn") ; 
while(••""currenc <= Programlndex) 




CompiledPrograin[currenc] .operand2) ; 
fprincf (ObjeccCodeFile,' values[%d] = 40' hFF_0000_0000;\n", currenc) ,-
fprincf(ObjeccCodeFile," end\n"); 
fprincf(ObjeccCodeFile,"endmodule \n") ; 
fclose(ObjeccCodeFile) ,-
} 
VerilogFilename = (char *)malloc(scrlen(infilename)-5) ; 
scrcpy(VerilogFiiename, inf ileneime) ; 
scrcac (VerilogFilename, " .v") ,-





fprincf (VerilogFile, "/* \n • %s: creaced by SAMUELXn*/\n\n", VerilogFilename) ,-
index = 0; 
TemplaCeFilename = malloc(50),- /* a char buffer of fifcy */ 
scrcpy (TemplaceFilename, LIBRAHY_?ATK) ; 
scrcac(TemplaceFilename, '/') ,-
scrcac(TemplaceFilename,"defines.v"); 





while (fsccinf (TemplaceFile, '%c",&cemp) ! =EOF) 
fprincf (VerilogFile, •'%c",cemp) ,-
fprincf(VerilogFile,"\n\n"); 
fclose(TemplaceFile); 
scrcpy(TemplaceFilenaine, LIBRARY_PATH) ; 
scrcac (TemplaceFilename, "/'•) ,-
scrcac(TemplaceFilename,"mreg.v"); 












I l l  






fprincf (VerilogFile, "%c'', temp) ; 




3crcac(TempIaceFilencmie, "csbuf. V) ; 







fprincf (VerilogFile, -\n\n") ; 
fclose(TemplaceFile); 
if (EulerSimulacionFlag) { 
scrcpy(TemplaceFilename. LIBRARY_?ATH) ,-
scrcac (TemplaceFilename, 
scrcac(TemplaceFilename, "mem.v") ; 
if ((TemplaceFile = fopen(TemplaceFilename,"r")) == NULL) 
( 
free (TemplaceFilename) ; 
recum -1 ; 
} 
while ( fscanf (TemplaceFile, ''%c", icemp) ! =EOF) 
fprincf (VerilogFile, " %c", cemp) ; 
fprincf (VerilogFile, " \n\n") 
fclose(TemplaceFile); 
fprincf(VerilogFile,"'include \"%s\"\n\n",ObjeccCodeFilename); 
while ( index < TOTAL_0?CODES ) 
{ 
if ( EulerOpcodeCouncs[index] != 0 ) 
{ 
scrcpy (TemplaceFilename, LI3RAHY_PATK) ; 
scrcac (TemplaceFilename, '/•*); 
scrcat (TemplaceFilename, OPCODE_STRINGS[ index]) ; 
scrcac (TemplaceFilename, - . V )  ;  







fprincf (VerilogFile, "\n\n") ; 
fclose(TemplaceFile); 
} 
index = index 1; 
} 
fprincf (VerilogFile, "\nmodule machine (clJc, error, inporc, oucporc, resec) ; \n") ; 
fprincf (VerilogFile, " inpuc cllc;\n"); 
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fprincf(VerilogFile,' output error;\n"); 
fprintf (VerilogFile. ' input[47:01 inporc; \r." 1 
fprintf (VerilogFile, output [47:0] oucport; Xn" ) ; 
fprintf(VerilogFile,' input reset;\n\n"); 
fprincf (VerilogFile, " wire [47:01 cibus;\n"); 
fprintf (VerilogFile, " wire [7:0] spiaus; /* busses '/\n"); 
fprintf(VerilogFile," wire [7:01 sabus;\n"); 
fprintf(VerilogFile," wire [7:0] iabus;\n"); 
fprintf (VerilogFile, " wire [47:0] marktjus;\n") ; 
fprintf(VerilogFile," wire [39:0] ibus;\n"); 
fprintf (VerilogFile, " wire [16:0! cfaus;\n''); 
fprintf (VerilogFile, " wire [47:0] inputbus;\n\n") ,-
fprintf(VerilogFile, 
"/• instantiate members of H from M = {H,0} */\n"); 
fprincf(VerilogFile, 
'mreg inputreg(ciJc, inporc, reset, 1' bl, 1' bO, inputbus) ; \n") ; 
fprincf(VerilogFile, 
"csbuf inpucbuf(inputbus,cbus["drir],dbus); \n"); 
fprincf(VerilogF ile, 
'nireg oucpucreg(clk, dbus, resec, 1' bl, cbus [" Idorl, outport); \n") ; 
fprintf(VerilogFile, 
"mreg # (3 ) sp (elk,maricbus[" VAHENDl , resec, cbus [" slsp! ,cbus [" sOspl , spous) ; Xn") ; 
fprintf(VerilogFile, 
•"mreg rnarkreg(clk, dbus, resec, cbus[" slmpl , cbus [" sOmpl ,.'nar!cbus) ; \n") ; 
fprincf(VerilogFile, 
"mreg #(8,8•bOOOOOOOl) 
iadr (elk, dbus [7:0 ], reset, cbus [' sliadr I , cbus [ " sOiadr 1, iabusi; \ n") ; 
fprincf(VerilogFile, 
"mux41 #(8) 
smux (spbus, markbus [" DYNAMIC] , markbus [' STATIC I , markbus [" MP 1  , sabus, cbus [ " smuxl I , cbus l  ' smuxO I  




"mem scack(sabus, cbus i" scsI, dbus, cbus [" swe J ) \n" I ; 
fprincf(VerilogFile, 
• irom imemory(iabus,ibus);\n") ; 
} 
fprincf(VerilogFile,"\nassign error = cbus["error!;\n\n") ; 
fprincf(VerilogFile, 
"/* inscanciace members of 0 from M = (R,0} '/\n"); 
index = 0; 
while ( index < TOTAL_OPCODES ) ( 
if ( EulerOpcodeCouncsLindex! 1=0) 
fprincfIVeriiogFiie,"%s\n",pores[index]); 







scrcac(TemplaceFilename, "cescniachine.v") ; 
if ( (TemplaceFile = fopen(TemplaceFilenaine, "r") ) == SJULL) 
C 
free(TemplaceFilename); 
recum -1; } 















int current = 0; 
CompiledProgramFilenanie = (char *)malloc (strien( inf ilename)-5) ; 
strcpy(CompiledPrcgramFilename,infiiename); 
strcat (CompiledProgramFilename, ' .cntp') : 




fprintf(CompiledProgramFile,"%10s %10s %10s %10s\n". 
•Sourceline" , "Opcode* , 'Operandi' , 'Operand2') ; 
forintf(CompiledProgramFile, 
^ \n") ; 
while (-—current <= Prograailndex) 
C 
fprintf(CompiledProgramFile,"%10d %10s %10d %10d\n", 
CompiledProgram[current I.source1ine, 








new source code file 
PROJECT SAMUEL 
MODULE MAME: euler language system 
FILE NAME: evartab.c 
PURPOSE: implement variable table functions 
#include "euler.h" 
void EulerVarHeapInit(int insize) 
{ 
EulerVarHeap = (EulerDataObject *) 
calloc(insize, sizeof(EulerDataObject)); 
E:ulerVarHeapSize = insize: 
} 
void EulerVarHeapPush(EulerDataObject inobjecc) 
C 
if ( EulerVTP < (EulerVarHeapSize - 1) ) 
EulerVarHeap [-—EulerVrp] = inobject; 
else 
{ 
FatalError("\nEuler Variable Table Overflow. Cannot Continue.") } 
} 
void EulerVarHeapSet(EulerDataObject inobject. int index) 
{ 
if ( index < (EulerVarHeapSize - 1) ) 
( 





FacalError("XnEuler Variable Table Sec: Bad Index. Cannot: Continue.") 
} 
) 
EulerDacaObjecn EulerVarHeapItemdnc index) 
{ 
if ( (index <= EulerVTP) && (index >0) ) 
return EulerVarHeap [ index] 
else 
{ 
FacalErrorCEuler Variable Table: Bad Index. Cannot Continue."); 
} 
} 
inc EulerVarHeapGrabOneSpace () 
{ 
if ( EulerVTP < (EulerVar.4eapSize - L) ) 
return ••^SulerVTP: 
else 
FatalError ("No More Variable Memory Space. "),-
} 
int EulerVarHeapGrabManySpaces (inc insize) 
{ 
int outvalue; 
C can I have insize locations? is for the */ 
if ( EulerVTP < (EulerVarHeapSize - insize ) ) 
{ 
outvalue = Euler'/TP » 1; 




FacalError ("No More Variable Memory Space.").-
} 
void EulerVarHeapPrinc () 
C 
int loop; 
fprincf (RedirectedOucputFile, " VnT.'ie Variable Table Contains: \n") ; 
fprintf (RedirectedOucputFile, " \n") ; 
for (loop = 1; loop <= EulerVTP; loopi-i-) 
{ 
fprintf (RedirectedOucpucFile, "%d: ", loop) ; 
EulerDataObjectPrinc (EulerVarHeap [ loop i ) ; 
; 
inc FindVariableLocacion (inc inmarkpcr, inc invarnumber) 
{ 
if ( (invarnumber <= EulerScack[inmarJcptr 1 .value[4 j ) ) 
return EulerStack.[inmaricpcr 1 .value[3i » (invarnumber - I): 
else 
FatalError("FVL:Unlcnovm Variable. ChecJc variable usage."); 
} 
— new source code file 
PROJECT SAMUEL 
MODULE NAME: euler language system 
FILE NAME: evars.c 






cemp = EulerVarKeapGrabOneSpace() ; 
EulerScackCEulerMP! .value[41 — 
if (EulerScaclc[EulerMPI .value[3 I == 0) 
EulerScac!c[EulerMPi . value[3 ] = temp; 
) 
void eref(inc operandi, inc. operandZ) 
{ 
EulerDanaObjecc aewref; 
aewref.typeflag = vref; 
/' gee location of chis mark on SulerScacic */ 
newref .value(0; = FindMar!<{operand2) ; 
/' gee location of this variable on EulerVarHeap 
newref-valueCll = rindVariableLocaciontnewref .vaiue[01 , operandi) 
/' push reference '/ 
EulerStaclcPush (newref) ; 
> 
SulerDataObject ederef(EulerDataObject inref) 
{ 









fprincf (SedirectedOucputFile, "OUTPUT: ") 
EulerDacaObjeccPrint (EulerScack[EulerSPl ) 
} 
vo id ein() 
{ 
EulerDataObject inputresulc; 
inc inniomber ; 
fprintf(RedirectedOutpucFile,"INPUT VALUE: "); 
scanf{"%d",iinnumber); 
inputresulc.typeflag = numb; 





EulerDataObject rvalue, lvalue; 
if ( isr(EulerSP-1) ) 
{ 
if ( isli(EulerSP) ) 
rvalue = ecopylisc (EulerScackPop () ) ,-
else rvalue = EulerStackPop() ; 
lvalue = EulerStac.kPopO ; 





RuntimeError("Euler Assignment Error: check := statements.'); 
> 
} 






euler language syscem 
parser.c 
ijnplemenc support functions for che parser 
(^include "euler.h" 
void NewSymTataEncry( int in_index, char *in_value. inc in_bloc!c, 
inc in_aff3ec, char* in_c.ype ) 
( 
static int tocal_symbols = 0; 
fflush(stdout); 
SymTablin_indexl.value 
SymTabf in_LndexI . blocii_nuinber 
SymTab [ iii_indexl .offset 
SymTab(in_index i.type 
to tal_3yinbo Is; 
void ChangeSymTabOffsetC int in_index, int in_offset ) 
{ 
SymTab[in_indexl.offset = in_offset; 
} 
void ChangeSymTaibType( int in_index,char 'in type ) 
{ 
SymTab[in_indexl. type = strdup(in_type); 
} 
void NewInstruction( int in_index, EulerOpcodeType in_opcode, 
int in_operandl, int in_operand2) 
{ 
static int total_program_lines = 0; 
CompiledProgram[in_indexl.opcode = in_opcode; 
CompiledProgram(in_index].operandi = in_operandl; 
CompiledProgram[in_indexl .operand2 = in_operand2 ,• 




void ChangelnstructionOperandl(int in_index,int in_opl) 
{ 
CompiledProgram[in_index] .operandi = in_opl,-
void var_error(void) 
{ 





fprintf (stderr," NnError occurred in Rule 113: label errorXn"),-
fprintf(stderr,"Cannot recover.\n"); 
} 












= in_offseC ; 
= strdup (in_type) ,-
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APPENDIX B. VERILOG OPCODES 
This appendix does noc contain Verilog source code for all 57 Euler opcodes. Haciier, a 










/* data info 
"define DATA\ 
"define TYPE! 












/* stack info */ 
"define STACKMAX 255 
"define SPBITS 8 
/* fields for readability •/ 
"defi.ne BLOCK 47:40 
"define DYNAMIC 39:32 
"define STATIC 31:24 
"define VAREND 23:16 
"define RETURN 15:8 
"define MP 7:0 
"define UNDF 39:0 
"define NUMBER 15:0 
"define NUMBERLSB 7:0 
"define LABELOPl 31:16 
"define LABEL0P2 15:0 
"define LABELUNUSED 39:32 
/' control bus info '/ 
"define CHITS 17 
/* instruction info '/ 
"define OPCODEBITS 8 
"define OPCODE 39:32 
"define OPERANDI 31:16 
"define 0PERAND2 15:0 
/* opcode encodings on ibus */ 
define enequal d'hOO 
"define erem 8'hOl 
"define econcat 8'h02 
"define erquote 8'h03 
"define erparen 8'h04 
"define eassign 8'h05 
"define esemi 8'h06 
"define elthan 8'h07 
"define elethan 8'h08 
"define eequal 8'h09 
"define egthan 8'hOA 
"define egethan 8'hOB 
"define eref 8'hOC 
"define erbrak 8'hOD 
"define elquote S'hOE 
"define eabs S'hOF 
"define eadd 8'hlO 
"define eand 8'nil 
"define ebegin 8'hl2 
"define ecall 8"hl3 
"define ediv 8'hl4 
"define eelse a'hl5 
"define eend 8'hl6 
"define eexp 8'hl7 
"define eformal 8'hl8 
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"define egoco 8'hl9 
"def ine ein a•hlA 
"define einceger 8'hlB 
"define eisfa 8'hlC 
"define eisl 8•hlD 
"define eisli 8'hlE 
"define eisn 8'hlF 
"define eisp a'h20 
"define eisr a'h21 
'define eisu 8'h22 
"define eisy 8'h23 
"define elabel a'h24 
"define elengcii 8'h25 
"define elisc a'h26 
"define elogical 3'h27 
"define elogval 8'1128 
"define emax 8'1129 
"define emin 8'h2A 
"define emod a'h2B 
"define emul 8'h2C 
"define eneg 3"h2D 
"define enew 8'h2E 
"define enoc a'h2F 
"def ine enumber 8•h3 0 
'define eomega 8•h31 
"define eor a'h32 
"define eouc 8"h33 
'define ereal 8'h34 
"define esub 8'h35 
"define esymbol 8'h36 
"define ecail 8'h37 
"define ecfaen 3'h38 
"define evalue 8"h39 
"define ehalt S'hFF 
/* command bus bits '/ 
"define error 16 
'define sliadr 15 
"define sOiadr 14 
"define slmadr 13 
"define sOmadr 12 
"define mcs 11 
"define mwe 10 
define slsp 9 
'define sOsp 8 
define smuxl 7 
"define simixO 6 
"define scs 5 
"define swe 4 
dcfxHe aImp 3 
"define sOmp 2 
define drir 1 




input [7:01 opcode; 
inpuc resec,• 
outpuc [16:01 cbus: 
inouc [47:0] dbus; 
reg [2:01 scacebics; 
reg [16:0] nanoword; 
ceg [47:01 numberl; 
reg [47:0] nuinber2; 
assign dbus["TYPEFLAGl = (scacebics == 5)?"numb:8'bz; 
assign dbus[39:161 = (scacebics == 5)? 24'b0:24'bz; 
assign dbus ['NUMBERl = (scacebics == 5) ?nuinberl ['NUMBER] •nivunber2 [" NUMBER! : 16 ' bz; 
assign cbus = (scacebics == 0)?17'bz:nanoword; 
always @(negedge elk) 
begin : cempLacch 
case (scacebics) 
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L: number! = dbus; 
3: numberl = dbus; 
default: begin nximberl = numberl; tiumber2 = number2; end 
endcase 
end 
always Stposedge elk) 
begin : scaceTransiscion 
case (stacebics) 
0: if (resec == 0) scacebics = 0; 
else if (opcode == "eadd) scacebics = 1; 
else scacebics = 0; 
1: if (resec == 0) scacebics = Q,-
else scacebics = 2: 
2: if (resec == 0) scacebics = 0,-
else scacebics = 3: 
3: if (resec == 0) scacebics = 0; 
else scacebics = 4; 
4: if (reset == 0) scacebics = 0; 
else if (numberl [" TYPEFLAG] ==~ numb && number2 I 
scacebics = 5; 
else scacebics = 7; 
5: if (resec == 0) scacebics = 0; 
else scacebics = 6; 
6: if (resec == 0) scacebics = 0; 
else scacebics = 0; 
7: if (resec == 0) scacebics = 0,-
else scacebics = 7; 





begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFCFF: 
3: nanoword = 17'hlFFDF; 
4: nanoword = 17'hlFFEF; 
5: nanoword = 17'hlFFCF; 
S: nanoword = 17'hl7FFF; 
7: nanoword = 17'hOFFFF; 
defaulc: nanoword = 17'hlFFFF; 
endcase 
end 
/'/always S(scacebics == 7) Sdisplay (••nl=%h, n2=%h", numberl, number2) ; 
endmodule 
n.<=w module 
module eassign(elk, opcode,markbus, resec. cbus, dbus) ,-
input elk; 
inpuc [7:0] opcode; 
input [47:0] markbus; 
inpuc resec; 
oucpuc [16:0] cbus; 
inout [47:01 dbus; 
reg [3:0] scatebits; 
reg [16:01 nanoword: 
reg [47:0] lvalue; 
reg [47:0] rvalue; 
reg [47:01 temp; 
assign dbus = (scacebics = 
(scatebits = 
(statebits = 
= 5)?{40'b0,lvalue[7:01} : 
7 I I stacebics == 10)? rvalue 
= 8) ? cemp : 48 ' bz; 
assign cbus = (scacebics == 0)?17'bz:nanoword; 
always @(negedge elk) 
begin : cempLacch 
case (scacebics) 
1: rvalue = dbus; 
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3: lvalue = dbus; 
4: temp = markbus; 
default: begin lvalue=lvalue; rvalue=rvalue; temp=temp; end 
endcase 
end 
always 9(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0: 
else if (opcode == "eassign) statebits = 1; 
else statebits = 0 
1: if (reset == 0) statebits = 0 ,• 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else if (lvalue[• TYPEFLAGl !='vref) statebits = 12; 
else statebits = 5; 
5: if (reset == 0) statebits =0; 
else statebits = 6: 
6: if (reset == 0) statebits = 0; 
else statebits =7; 
7: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 9; 
9: if (reset == 0) statebits = Q; 
else statebits = 10; 
10: if (reset == 0) statebits = 0; 
else statebits = 11; 
11: if (reset == 0) statebits = 0; 
else statebits =0; 
12: if (reset == 0) statebits = 0; 
else statebits = 12; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'lilFFDF; 
2: nanoword = 17'hlFCFF; 
3: nanoword = 17'hlFFDF; 
4: nanoword = I7'hlFFFF; 
3: nanoword - 17hirFF5; 
6: nanoword = 17'hlFF2F; 
7: nanoword = I7'hlFF0F: 
8: nanoword = 17'hlFFFB; 
9: nanoword = 17'hlFFEF; 
10: nanoword = 17'hlFFCF; 
11: nanoword = 17'hl7FFF; 
12: nanoword = 17'hOFFFF; 





module ebegin(elk,markbus,opcode, reset,spbus,cbus,dbus); 
input elk; 
input [47:0] markbus; 
input [7:0] opcode; 
input reset: 
input [7:0] spbus; 
output [16:0] cbus; 
output [47:0] dbus; 
reg [2:0] statebits; 
reg [16:0] nanoword; 
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assign dbus["TYPEFLAGI = (stacebics==3 
assign dbus["DYNAMIC 1 = (scacebics==3 
assign dbus("STATICI = (scacebics==3 
assign dbus["VAREND1 = (scacebics==3 
assign dbust"RETURN] = (stacebics==3 
assign dbus["MP! = (scacebics==3 || stacebit:s==4) "spbus:8 'bz; 
assign cbus = (scacebics == 0)?I7•bz:nanoword; 
I st:acebit:s==4) ?marlcbus[" BLOCK] -^8 • bl :a ' bz: 
stat.ebics==4) ?marltbus t" MP! : 3 • bz r 
scacebics==4) ?niarkbus [" MP] :8 ' bz; 
scatebics==4)?spbus:8'bz; 
stacebics==4)?a•bO;8•bz; 
always SCposedge cl)c) 
begin : scaceTransistion 
case (scacebics) 
0: if (reset: == 0) scacebics = 0; 
else if (opcode == "ebegin.) scacebics = 1; 
else scacebics = 0; 
i: if {resec == 0) scacebics = 0; 
else scacebics = 2; 
2; if (resec == 0) scacebics = Q; 
else scacebics = 3; 
3: if (resec == 0) scacebics = Q; 
else scacebics =4; 
4: if (resec == 0) scacebics = 0; 
else scacebics = 5; 
5: if (resec == 0) scacebics = 0; 
else scacebics = Q; 




begin : combLogic 
case (scacebics) 
0 : nanoword = 17'hlFFFF 
1: nanoword = 17 hlFDFF 
2 : nanoword = 17 hlFFEF 
3 : nanoword = 17 hlFFCF 
4: nanoword = 17 hlFFFH 
5: nanoword = 17 hl7FFF 





module eelse(clk, ibus, resec, cbus. dbus) ; 
inpuc elk; 
inpuc (39:0! ifaus; 
inpuc reset; 
output [16:0! cbus; 
output [47:01 dbus; 
reg- [1:0! statebics; 
reg [16:0] nanoword; 
assign dbus = (scatebits == 1)?{32'bO,ibusf'OPERANDI!}:43•bz; 
assign cbus = (statebits == 0)?17'bz:nanoword; 
always S iposedge cl!c) 
begin : staceTransistion 
case (statebics) 
0: if (resec == 0) statebits = 0; 
else if {ibus['OPCODE] == 'eelse) scacebics = 1; 
else scacebics = 0; 
1: if (resec == 0) scatebits = 0; 
else scacebics = 0; 




begin : combLogic 
case (scatebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hl3FFF; 






module eend(elk, opcode, reset, cbus, dbus) ; 
input clk; 
input [7:0! opcode: 
input reset; 
output [16:0] cbus ; 
inout [47:0] dbus; 
reg [3:0] statebics; 
reg [16:0] nanoword; 
reg [47:0] temp; 
assign dbus = (statebits == 4) |j (stacebits == 7) ? temp : 48'bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always @(negedge elk) 
begin : tempLatch 
case (statebics) 
1: temp = dbus; 
6: temp = dbus; 
default: temp = temp; 
endcase 
end 
always (i(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == "eend) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits =0; 
else statebics = 2 ;  
2: if (reset == 0) statebits = 0; 
else statebics = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4; 
4: if (reset == 0) scatebits = 0; 
else statebics =5; 
5: if (reset == 0) statebits = 0: 
else scacebics =6; 
6: if (reset == Q) statebics = 0; 
else statebits = 7; 
7: if (reset == 0) scatebits = 0; 
else statebics = 3; 
8: if (reset == 0) statebits = 0; 
else scacebics = 0: 




begin : combLogic 
case (statebits) 
0: nanoword = 17•hlFFFF 
1_ ; nanoword z 17•hlFFDF 
2: nanoword = 17'hlFEFF 
3 : nanoword - 17•hlFFEF 
4: nanoword = 17•hlFFCF 
5: nanoword = 17'hlFFBF 
6: nanoword = 17 • tllFF9F 
7: nanoword = 17•hlFFFB 
8: nanoword = 17•hl7FFF 





module egethan(clk,opcode, reset,cbus,dbus); 
input elk; 
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inpuc [7:01 opcode; 
input reset; 
output [16:01 cfaus; 
inout [47:01 dbus; 
reg [2:0] scatefaits; 
reg [16:0] nanoword; 
reg [47:0] aumfaerl; 
reg [47:01 nuinber2 ; 
assign dbus["TYPEFLAG1 = {statebits == 5)?" bool:3'bz; 
assign dbus[39:16I = (statebits == 5)?24'bO:24'bz; 
ass ign dbus [" NUMBER! = (statebits == 5) ?nuniberl ['NUMBER I >=nuiiiber2 [" NUMBER!: 16 ' bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always i?(negedge elk) 
begin : tempLatch 
case (statebits) 
1: nuinber2 = dbus; 
3: numberl = dbus; 
default: begin numberl = numberl; number2 = number2; end 
endcase 
end 
always 0(posedge elk) 
begin : stateTreinsistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == "egethan) statebits = 1; 
else statebits =0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = Q; 
else statebits =4; 
4: if (reset == 0) statebits = 0; 
else if (numberl [" TYPEFLAGl =='numb number2 t' TYPEFLAG] ==" r.Limb) 
statebits = 5; 
else statebits = 7; 
5: if (reset == 0) statebits = 0; 
else statebits = 6; 
6: if (reset == 0) statebits = 0; 
else statebits = 0; 
7: if (reset == 0) statebits = 0; 
else statebits = 7; 




begin : combLogic 
case (statebits) 
0: nanoword = 17•hlFFFF; 
1: nanoword = 17'hlrFDF: 
2: nanoword = 17'hlFCFF; 
3: nanoword = 17•hlFFDF; 
4: nanoword = 17'hlFFEF; 
5: nanoword = 17'hlFFCF; 
6: nanoword = 17'hl7FFF; 
7: nanoword = 17'hOFFFF; 







input [7:01 opcode; 
input reset; 
output [16:0] cbus; 
reg statebits; 
reg [16:01 nanoword; 
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assign cbus = (scacebics == 0)?17•bzrnanoword; 
always 9(posedge elk) 
begin : scaceTransicion 
case (stacebits) 
0: it (reset == 0) scatebits = 0; 
else i£ (opcode == "ehalc) scatebics = I; 
else stacebics = 0; 
1: scacebics = 1; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = I7'hlFFFF; 





module ein(clk, opcode, resec,cbus); 
inpuc elk; 
inpuc [7:0] opcode; 
inpuc resec; 
oucpuc [16:01 cbus; 
reg [2:0] scacebics; 
reg [16:01 nanoword; 
assign ebus = (scacebics == 0)?17•bz:nanoword; 
always Stposedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics = 0; 
else if (opcode == 'ein) scacebics = 1; 
else scacebics =0; 
1: if (resec == 0) scacebics = 0; 
else scacebics =2; 
2: if (resec == 0) scacebics =0; 
else scacebics = 3; 
3: if (resec == 0) scacebics = 0; 
else scacebics = 4; 
4: if iresec == 0) scacenics = 0; 
else scacebics = 0; 
defaulc: scacebics = 0; 
endcase 
end 
always 3(s cacebi cs) 
begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'iilFDFF; 
2: nanoword = 17'hlFFED; 
3: nanoword = 17'hlFFCD; 
4: nanoword = 17'hl7FFF; 





module elabel(elk, ibus,resec,cbus,dbus); 
inpuc elk; 
inpuc [39:01 ibus; 
inpuc resec; 
oucpuc [16:01 cbus; 
oucpuc [47:0] dbus; 
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reg [2:0! scacefaics; 
reg [16:0] nanoword; 
assign dbus['TYPEFLAGl = (scacebits==3 ) ? " lafal: a ' bz.-
assign. dbus [" LABELUNUSEDl = (scacebics == 3) ?a • bO: 3 • bz.-
assign dbus [" LABELOPl I = (scat;ebics==3 ) ?ibus [ • OPERANDll : 16 ' br .-
assign dbus [' LABEL0P2 I = (stat;ebic.s==3) ?ifaus ['0PERAND2i : 16 • bz.-
assign cbus = (stacebics == 0)?17•bz:nanoword; 
always i3(posedge elk) 
begin : sta::eTransistion 
case (scacebics) 
0: if (resec == 0) scacebics = 0.-
eise if (ibusf"OPCODE1 == "elabei) scacebics = L; 
else scacebics = 0; 
L: if (resec == 0) scacebics = 0; 
else scacebics = 2; 
2: if (resec == 0) scacebics = 0; 
else scacebics = 3 .-
3: if (resec == 0) scacebics = 0; 
else scacebics = 4.-
4: if (resec == 0) scacebics = 0.-
else scacebics = Q.-




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hl?FFF.-
1: nanoword = 17'hlFDFF.-
2: nanoword = 17'hlFFEF; 
3: nanoword = 17'hlFFCF.-
4: nanoword = 17'hl7FFF; 





module elquoce(die, iabus. ibus. markbus. resec, cbus. dbus) ; 
inpuc cl!t,-
inpuc [7:01 iabus; 
inpuc [39:0! ibus: 
inpuc [47:0! markbus ,-
input resec.-
oucpuc i16 :0 i CDUS; 
oucpuc [47:01 dbus; 
reg [2:0] scacebics; 
reg [16:0] nanoword; 
assign dbus = (scacebics == 3) ?{" proc,markbus [" 3L0CXI-1. mar.kbus ['MP! . iabus, a 'bO. a ' bO 1: 
(scacebics == 4) ?{40 • bO. ibus [" OPERANDI! } :4a • bz.-
assign cbus = (scacebics == 0)?17•bz:nanoword; 
always 3(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics = 0; 
else if (opcode == "elquoce) scacebics = 1; 
else scacebics = 0.-
1: if (resec == 0) scacebics = 0.-
else scacebics = 2; 
2: if (resec == 0) scacebics = 0; 
else scacebics = 3; 
3: if (resec == 0) scacebics = 0; 
else scacebics = 4; 
4: if (resec == 0) scacebics = 0; 
else scacebics = 0; 





begin : combLogic 
case (scacebics) 
0: nanoword = 17•blFFFF 
1: nanoword = 17'hlFDFF 
2: nanoword = 17•hlFFEF 
3: nanoword = 17'hlFFCF; 
4: nanoword = 17•hlBFFF: 





module einin(clJc, opcode, resec, cbus, dbus) 
input clJc; 
inpuc [7:01 opcode; 
input reset; 
output [16:0] cbus; 
inout [47:01 dbus; 
reg [2:01 statebits; 
reg [16:01 nanoword; 
reg [47:0] numberl; 
reg [47:0] nuinber2; 
assign dbus = (statebits ==5) ? 
(numberl ["NUMBERI <=nuniber2 ["NUMBERl ? numberl : nuinber2) : 
48•bz; 
assign cbus = (statebits == 01?17'bz:nanoword: 
always i3(negedge clx) 
begin : tempLatch 
case (statebits) 
1: number2 = dbus; 
3: numberl = dbus; 
default: begin numberl = numberl; number2 = number2; end 
endcase 
end 
always 0(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits 
else if (opcode == "emin) 
else statebits =0; 
1: if (reset == 0) statebits 
else statebits =2; 
2: if (reset == 0) statebits 
else statebits = 3; 
3: if (reset == 0) statebits 
else statebits = 4; 
4: if (reset == 0) statebits 
else if (numberl [ "TYPEFLAGI ==• numb number2 [' TYPEFLAGI ==" numb) 
statebits =5; 
else statebits = 7; 
5: if (reset == 0) statebits = 0 
else statebits = 6; 
6: if (reset == 0) statebits = 0 
else statebits = 0; 
7: if (reset == 0) statebits = 0 
else statebits = 7; 




statebits = 1; 





begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF 
1: nanoword = 17•hlFFDF 
2: nanoword = 17'hlFCFF 
3: nanoword = 17'hlFFDF 
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4: nanoword = l7'hlFFEF,-
5: nanoword = 17'hlFFCF; 
6: nanoword = 17'h.l7FFF; 
7: nanoword = 17'hOFFFF; 





module enew(cl!c,maridDus, opcode, reset:, cbus, dbus) ; 
input, clk; 
input [47:01 mar.kbus,-
inpuc. [7:0] opcode; 
input reset; 
ou cpuc [16:0] cfaus; 
output [47:01 dbus; 
reg [2:01 statebits; 
reg [47:01 temp; 
reg [16:01 nanoword; 
assign dbus = (statebits == 3)?{"undf,40"bO} : 
(statebits == 4 j | statebits == 5)?teinp : 48'bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
aIways S(negedge elk) 
begin : latchTemp 
case (statebits) 
1: temp = marlcbus; 
2: begin 
temp["BLOCK] = temp["3L0CK J; 
temp['DYNAMIC! = temp['DYNAMIC1; 
temp["STATIC! = temp["STATIC! ; 
temp [" VAHEND1 = temp [" '/AREND1 -
temp [" RETURN! = temp [" RETURN! ; 
temp[•MP 1 = temp["MP 1; 
end 




0 :  
2: 
always @(posedge cllc) 
begin : stateTransistion 
(statebits) 
if (reset == 0) statebits 
else if (opcode == 'enewj 
else statebits = 0; 
if (reset == 0) statebits 
else statebits = 2; 
if (reset == 0) statebits 
else statebits =3; 
if (reset == 0) statebits 
else statebits = 4; 
if (reset == 0) statebits 
else statebits = 5; 
if (reset == 0) statebits 
else statebits = 6; 
if (reset == 0) statebits 
else statebits = 7; 
if (reset == 0) statebits 
else statebits = 0; 
















begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF 
1: nanoword = 17'hlFDFF 
2: nanoword = 17'hlFFEF 
3: nanoword = 17'hlFFCF 
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4: nanoword = 17'hlFFFH; 
5: nanoword = 17'hlFF2F; 
6: nanoword = 17'hlFF0F; 
7: nanoword = 17'til7FFF; 





module eref (elk., ibus,markbus, reset, cbus, dbus) 
input elk; 
input [39:01 ibus; 
input [47:0! anarkbus; 
input reset; 
output [15:0] cbus; 
inout [47:01 dbus; 
reg [3:0] statebits; 
reg [16:0! nanoword; 
reg [47:0] tempi; 
reg [47:0 j temp2; 
assign dbus [ "TYPEFLAG! = (statebits == 6) ?temp2 [' TYPEFLAG! : 
(statebits == 7) ?rempl["TYPEFLAG! : 
(statebits == 10)?'vref : S'bz; 
assign dbus[39:3! = (statebits == 6)?temp2[39:3! : 
(statebits == 7)?templ[39:31 : 
(statebits == 10)?32'b0 : 32"bz; 
assign dbusi7:0! = (statebits == 6)?temp2[7;0! : 
(statebits == 7)?templ[7:0! : 
(statebits == 10) ?temp2 [7:0 I ••ibus ['OPERANDI 1 : 3'bz; 
assign cbus = (statebits == 0) ?17 • bz:nanoword; 
always i(negedge elk) 
begin : tempLatch 
ease (statebits) 
1: begin tempi = markbus; temp2 = markbus; end 
5: temp2 = dbus; 
default: begin templ=templ; temp2=temp2; end 
endcase 
end 
always (?(posedge elk) 
begin : stateTransistion 
ease (statebits) 
C: if (reset —= 0) statebics - 0; 
else if (ibus ["OPCODE! == "eref) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else if (mar)cbus [" 3L0CK1 == ibus [" 0PEHAND2!) statebits = 7; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else if (markbus [• STATIC! == 0) statebits = 12; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits = 5; 
5: if (reset == 0) statebits = Q: 
else statebits = 5; 
6: if (reset == 0) statebits = 0; 
else statebits = 2; 
7: if (reset == 0) statebits = 0; 
else statebits = 3; 
8: if (reset == 0) statebits = 0; 
else statebits =9; 
9: if (reset == 0) statebits = 0; 
else statebits = 10; 
10: if (reset == 0) statebits = 0; 
else statebits = 11; 
11: if (reset == 0) statebits = 0; 
else statebits = 0; 
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12: if (resec == 0) scacebins = 0; 
else scacebics = 12; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFFF,-
2: nanoword = 17'hlFFFF; 
3: nanoword = 17'HLFFFF,-
4: nanoword = 17'!i1FF7F; 
5: nanoword = 17'hlFF5F; 
5: nanoword = 17"tllFFFH; 
7: nanoword = 17 ' iilFFFH ; 
9: nanoword = 17'hlFDFF; 
9: nanoword = 17'hlFFEF; 
10: nanoword = 17'hlFFCF; 
11: nanoword = 17'hl7FFF; 
12: nanoword = 17'hOFFFF; 
defaulc: nanoword = 17'hlFFFF; 
endcase 
end 




paramecer RWIDTK = 48,-
paramecer HESETVALUE = • bO ,-
inpuc clJc, resec, si, sO; 
inpuc [RWIDTH-1:0I d; 
oucpuc [HWIDTH-i:0] q; 
reg [RWIDTH-1:0I qvalue; 
assign q = qyalue,-
always 3(negedge elk) 
begin : behavior 
if (resec == 0) qvalue = SESETVALUE; 
else 
case ({sl,s01) 
0: qvalue = qvalue-1; 
1: qvalue = qvalue » 1; 
2: qvalae - d; 





APPENDIX C. EXAMPLE MACHINES 
4' ' adder 
* 
#* * an Euler algorithm to continually sample the input 





loop: a := in; 
b := in; 
if a != 0 and b!=0 then out a->-b else out 35565; 
if a=0 or b = 0 then out 0 else goto loop 
end 
jj, 
# * " adder. oitp 
**• ' 
* the translated opcodes and operands 
' created by the Suler-97 compiler according to the 
it' ' translation rules given in the Wirth description 
#' * of Euler 4' 
Sourceline Opcode Opercindl Operands 
1 ebegin 0 0 
2 enew 0 0 
3 enew 0 0 
7 eref 1 1 
7 ein 0 0 
7 eassign 0 0 
7 esemi 0 0 
3 eref 2 1 
3 ein 0 0 
3 eassign 0 0 
3 esemi 0 0 
9 eref T_ T_ 
9 evalue 0 0 
9 enuinber 0 n 
9 enequal 0 0 
9 eand ^ l 0 
9 eref 2 i_ 
9 evalue 0 0 
9 enumber 0 0 
9 enequal 0 0 
9 ethen 29 0 
9 eref 1 1 
9 evalue 0 0 
9 eref 2 1 
9 evalue 0 0 
9 eadd 0 0 
9 eout 0 0 
9 eelse 31 0 
9 enumber 35565 0 
9 eout 0 0 
9 esemi 0 0 
10 eref 1 1 
10 evalue 0 0 
10 enumber 0 0 
10 eequal 0 0 
10 eor 41 0 
10 eref 2 1_ 
10 evalue 0 0 
10 enumber 0 0 


















=• • ' adder. syn 
# * * 
#* ' -he syrmhesis personality Cor the adder algorithm 
' created by the Euler-97 compiler 
jj. 
EULER Synthesis Information 
0 enequal 2 
5 eassign 2 
5 esemi 3 
9 eequal 2 
12 eref 3 
16 eadd 
17 eand 1 
18 ebegin j_ 
21 eelse 2 
22 eend 1 
25 ego to ]. 
26 ein 2 
36 elabel ]_ 
46 enew 2 
48 enumber 5 
50 eor ]_ 
51 eout 3 
56 ethen 2 
57 evalue 7 
Total Opcodes Required; 19 
Total Opcode Calls: 48 
adder.v: created by SAMUEL using the -sim option 
this file is ready for simulation, not synthesis 
to remove simulation components and prepare for 












a ' b o o o o o o i i  
a ' b o o o o o i o o  
8'bOOOOOlOl 
a ' b o o o o o i i o  
a - b o o o o o i i i  
/* data info '/ 
"define DATAVALUE 31:0 
'define TYPEFLAG 47:40 
/* stack info */ 
'define STACKMAX 255 
'define SPBITS 8 
/•* fields for readability */ 
'define BLOCK 47:40 
'define DYNAMIC 39:32 
'define STATIC 31:24 
'define VAREND 23:16 
'define RETURN 15:8 
'define MP 7:0 
'define UNDF 39:0 
'define NUIIBER 15:0 
"define NUMBERLSB 7:0 
'define LABELOPl 31:16 
"define LABEL0P2 15:0 
"define LABELUNUSED 39:32 
/' concrol bus info */ 
"define CBITS 17 
/' inscruccion info */ 
"define OPCODEBITS 8 
"define OPCODE 39:32 
"define OPERANDI 31:16 
"define 0PEPAND2 15:0 
' opcode encodings on ibus 
"define enequal a'hOO 
"define erem 8"h01 
"define econcac 8'5102 
"define erquoce 8"h03 
"define erparen 8'h04 
"define eassign 8'h05 
"define esemi 8 "1:06 
'define elchan 8•h07 
"define elethan 8'h08 
"define eequal S'hOg 
"define egthan 8'hOA 
"define egechan 8'hOB 
'define eref S'hOC 
"define erbrak 8'hOD 
"define elquoce 8'hOE 
'define eabs 8'hOF 
"define eadd 8'hlO 
"define eand 8'hll 
"define ebegin 8'5112 
"define ecall 3'hl3 
'define ediv 8•hl4 
"define eelse 8'hl5 
"define eend 8'ril6 
"define eexp 8'hl7 
"define efonnal S'hlS 
"define egoco 8'hl9 
'define ein S'hlA 
"define einteger S'hlB 
"define eisfa 8•hlC 
"define eisl 3'hlD 
"define eisli 8'hlE 
'define eisn S'hlF 
'define eisp 8'h20 
'define eisr 8'h21 
d e ^ 3  
'define eisy 8'h23 
define elabel 3'h24 
'define elength a'h25 
'define elisc a'h2G 
"define elogical 8'h27 
"define elogval 8'h28 
"define ejnax 8'h29 
"define emin 8'h2A 
"define emod 3'h2B 
"define emul a"h2C 
"define eneg 3'h2D 
"define enew 3'h2E 
define enoc 8'h2F 
"define enumber 8'h30 
'de f ine eomega 8'h31 
"define eor 8'h32 
"define eout 8'h33 
"define ereal 8'h34 
"define estib a'h35 
"define esymbol 8'h36 
"define etail 8"h37 
"define ethen 8'h38 
"define evalue S'hSS 
"define ehalt 8'hFF 
/* command bus bits */ 
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"define error 1 6 
• define sliadr 15 
• define sOiadr 14 
"define slmadr 13 
"define sOmadr 12 
"define mcs 11 
"define mwe 10 
"define slsp 9 
• define sOsp 8 
• define smuxl 7 
• define smuxO S 
"define scs 5 
"define swe 4 
"define simp 3 
"define sOmp 2 
"define drir 1 
"define Idor 0 
module mreg(clk,d, reset, si, sO, q) ,-
parameter HWIDTH = 48; 
parameter RESETVALCJE = • bO ; 
input elk, reset, si, sO; 
input [RWIDTH-liOI d; 
output [RWIDTH-1:0I q; 
reg [RWIDTK-I:QI qvalue; 
assign q = qvalue; 
always ?(negedge elk) 
begin : behavior 
if (reset == 0) qvalue = SESETVALUE; 
else 
case ((sl.sO)l 
0: qvalue = qvalue-1; 
1: qvalue = qvalue 1; 
2: qvalue = d; 




module mux41{in3, in2, inl, inO, outdata, si, sO) 
parameter datawidth = 8; 
input [datawidth-1:01 in3 ; 
i.nput •, daLaWXdtii-1 : 0 ] ; 
input [datawidth-1:0] inl; 
input [datawidth-l:0] inO; 
output [datawidth-1:0] outdata; 
input si; 
input sO; 





module tsbuf(d,dr, q) ; 
parameter bwidth = 48; 
input [bwidth-l:0] d; 
input dr; 
output [bwidth-l:01 q; 
== 2'bll ? in3 
== 2'blO ? in2 
== 2'bOl ? inl 
== 2'bOO ? inO inO; 
assign q = (dr ==0) ? d : 48'bz: 
endmodule 
module mem (cibus, cs, dbus, we) ; 
input [7:0] abus; 
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input: cs; 
inouc [47:0] dbus; 
inpuc we; 
reg [47:01 values[0:255 I ; 
assign dbus = (cs || (we ==0)) ? 4a'b2 : values[abusI ; 
always 3(negedge cs) 
begin : wriceMe 
if (we==0) 
begin 
values[abusI = dbus; 
//Sdisplay ("cs=%b, we=%b, abus = %h. dbus=%h', cs, we, abus, dbus) ; 
end 
end 
//always 3(dbus) Sdisplay("cs=%b,we=%b.abus = %h, dbus=%h",cs,we,abus,dbus); 
initial 
begin : memlnic 
integer i; 




module enequal (die, opcode, reset, cbus, dbus) ; 
input elk; 
input [7:01 opcode; 
input reset; 
output [16:01 cbus; 
inout [47:0! dbus; 
reg [2:01 statebits; 
reg [16:01 nanoword; 
reg [47:0] numberl; 
reg [47:01 nuinber2; 
assign dbus["TYPEFLAG1 = (statebits == 5)?"bool:a'bz; 
assign dbus[39:16] = (statebits == 5)?24'bO:24'bz; 
assign dbus [" NUMBER 1 = (statebits == 5) ?nuinberl [ "NUMBER! ; =nuinber2 [" NUMBER] : 16 ' bz; 
assign cbus = (statebits == 0)?17'bz:nanoword; 
always 3(negedge elk) 
begin : tempLatch 
CaSe t a udLisOi Ca } 
1: nuinber2 = dbus; 
3: numberl = dbus; 
default: begin numberl = numberl; number2 = number2; end 
endcase 
end 
always 9(posedge elk) 
begin : scateTransistion 
ease (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == "enequal) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits =2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else if (numberl [" TYPEFLAG! ==" numb fit& number2 t" TYPEIFLAGl =='numb) 
statebits = 5; 
else statebits = 7; 
5: if (reset == 0) statebits = 0; 
else statebits = 6; 
6: if (reset == 0) statebits = 0; 
else statebits = 0; 
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7: if (reset == 0) scacebics = 0; 
else scacebics = 7; 






































nanoword = 17' 1 !rj7iri7 -
module eassign(clJc, opcode,maridaus, reset. cbus, dbus) ; 
input die; 
input [7:01 opcode; 
input [47:01 mar icbus; 
input reset; 
output (16:01 cbus; 
inout [47:01 dbus: 
reg [3:01 statebits; 
reg [16:01 nanoword; 
reg [47:01 lvalue; 
reg [47:01 rvalue: 
reg [47:01 temp; 
assign dbus = (statebits == 5)?{40'bO,lvalue[7:01} : 
(statebits == 7 || statebits == 101? rvalue : 
(statebits == 3)? temp : 48'bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always 3(negedge die) 
begin : tampLatch 
case (statebits1 
1: rvalue = dbus; 
3: lvalue = dbus; 
-* I i 
default: begin lvalue= lvalue; rvalue=rvalue; teinp=temp; end 
endcase 
end 
always ^(posedge die) 
begin : stateTransistion 
case (statebitsl 
0: if (reset == 0) statebits = 0; 
else if (opcode == "eassign) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits =2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits =4; 
4: if (reset == 0) statebits = 0; 
else if (lvalue['TYPEFriAG] !='vref) statebits = 12; 
else statebits = 5; 
5: if (reset == 0) statebits = 0; 
else statebits = 6; 
6: if (reset == 0) statebits = 0; 
else statebits =7; 
7: if (reset == 0) statebits = 0; 
else statebits = 8; 
8: if (reset == 0) statebits = 0; 
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else scacefaits = 9; 
9: if (reset == 0) statebits 
else statebits = 10; 
10: if (reset == 0) statebits 
else statebits = 11; 
11: if (reset == 0) statebits 
else statebits = 0; 
12: if (reset == 0) statebits 
else statebits = 12; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlrFDF; 
2: nanoword = 17'hlFCFF; 
3: nanoword = 17'hlFFDF; 
4: nanoword = 17'hlFFFF; 
5: nanoword = 17"hlFFFB; 
6: nanoword = 17'hlFF2F; 
7: nanoword = 17'hlFF0F: 
9: nanoword = 17'hlFFFB: 
9: nanoword = 17'hlFFEF; 
10: nanoword = 17'hlFFCF; 
11: nanoword = I7'hl7FFF; 
12: nanoword = 17'hGFFFF; 






input [7:0] opcode; 
input reset; 
output [16:0] cbus; 
reg [1:0! statebits; 
reg [16:0! nanoword; 





always 9(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: it (reset == 0) stateoits = 0; 
else if (opcode == "esemi) statebits = I: 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = Q: 




begin : combLogie 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFCFF; 
2: nanoword = 17'hl7FFF; 






input [7:0) opcode; 
input reset; 
output [16:0! ebus; 
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inout [47:01 dbus; 
reg [2:0] statebits; 
reg [16:0] nanoword; 
reg [47:0] nuniberl; 
reg [47:0] nuniber2 ; 
assign dbus["TYPEFLAGI = (stacebics == 5)?'bool:9•bz; 
assign dbus[39:L6] = (scatebics == 5)?24'bO:24'bz; 
assign dbus [" NUMBER I = (stacebics == 5) ?numberl ['NUMBER] ==nuinber2 [" NUMBER I : 16 ' bz,-
assign cbus = (stacebics == 0) ?17• bzinanoword; 
always (?(negedge elk) 
begin : cempLacch 
case (stacebics) 
1: nuinber2 = dbus ; 
3: number1 = dbus; 
default: begin numberl = numberl; auinber2 = nuinber2; end 
endcase 
end 
always 3(posedge elk) 
begin : staceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics = 0,-
else if (opcode == "eequal) scacebics = 1; 
else scacebics = 0; 
I: if (resec == 0) scacebics = 3; 
else scatebics = 2; 
2: if (resec == 0) scatebics = 0; 
else stacebics = 3; 
3: if (resec == 0) scacebics = 0; 
else scacebics = 4; 
4: if (resec == 0) stacebics = 0; 
else if (numberl [ "TYPEFLAGI ==" numb && nuinber2 ['TYPEFLAGi ==" numb) 
scacebics = 5 ; 
else scacebics = 7; 
5: if (resec == 0) scacebics = 0; 
else scacebics = S; 
5: if (resec == 0) scacebics = 0; 
else scacebics = 0; 
7: if (resec == 0) scacebics = 0; 
else scatebics = 7; 




begin : cocibLogic 
case (scateDxts) 
0: nanoword = 17'hlFFFF: 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFCFF; 
3: nanoword = 17'hlFFDF; 
4: nanoword = 17•hlFFEF; 
5: nanoword = 17'hlFFCF; 
5: nanoword = 17'hl7FFF; 
7: nanoword = 17'hOFFFF; 




module eref (elk, ibus, marlcbus, reset, cbus,dbus) ; 
input elk; 
input [39:01 ibus; 
inpuc [47:01 markbus; 
inpuc resec ,• 
oucpuc [16:01 cbus; 
inouc [47:0] dbus; 
reg [3:01 scacebics; 
reg [16:01 nanoword; 
reg [47:0] cempl; 
reg [47:0] cemp2; 
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assign dbus ['TYPEFLAGl = (scacebits == 6) ?t:einp2 [ "'rfPEFLAGl : 
(scacebics == 7) ?ceinpl [ "TYPEFLAGl : 
(scacebics == 10)?"vxef : 8"bz; 
assign dbusC39: a i  = (scacebics == 6) ?ceinp2 [39:81 : 
(scacebics == 7) ?ceinpl [39 :81 : 
(scacebics == 10)?32'b0 : 32'bz; 
assign dbus[7:01 = (scacebics == S) ?teinp2 [7:01 : 
(scacebics == 7)?cempl[7:C1 : 
(scacebics == 10)?cemp2[7:0]-ibus["OPEHANDlI : 3'bz; 
assign cbus = (scacebics == 0) ? 17 ' bzrnanoword.-
always i(negedge clJc) 
begin : cempLacch 
case (scac^ics) 
1: begin cempl = marlcbus; teinp2 = markbus; end 
5: ceinp2 = dbus 
defaulc: begin centpl = ceinpl; ceinp2=cemp2; end 
endcase 
end 
always i3(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics = 0: 
else if (ibus (" OPCODE! == "eref) scacebics = 1; 
else scacebics = 0; 
1: if (resec == 0) scacebics = 0; 
else scacebics = 2; 
2; if (resec == 0) scacebics = 0; 
else if (markbus [" BLOCK] == ibus [" 0PERAND2 1 ) scacebics = 7; 
else scacebics = 3; 
3: if (resec == 0) scacebics = 0; 
else if (markbus ['STATIC] == 0) scacebics = 12; 
else scacebics = 4; 
4: if (resec == 0) scacebics = 0; 
else scacebics = 5; 
5: if (resec == 0) scacebics = 0; 
else scacebics = 6; 
S: if (resec == 0) scacebics = 0; 
else scacebics = 2; 
7: if (resec == 0) scacebics = 0; 
else scacebics = 8; 
8: if (resec == 0) scacebics = 0; 
else scacebics = 9; 
9: if (resec == 0) scacebics = 0; 
else scacebics = 10; 
j-0; if (resec — — Gi scact^bics — 0; 
else scacebics = 11; 
11: if (resec == 0) scacebics = 0; 
else scacebics = 0; 
12: if (resec == 0) scacebics = 0; 
else scacebics = 12; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFFF; 
2: nanoword = 17'hlFFFF; 
3: nanoword = 17'hlFFFF; 
4: nanoword = 17•hlFF7F; 
5: nanoword = 17'hlFF5F; 
6: Hcinoword = 17'hlFFFB; 
7: ncinoword = 17'h.lFFFB; 
8: nanoword = 17'hlFDFF; 
9: nanoword = 17'hlFFEF; 
10: nanoword = 17'hlFFCF; 
11: nanoword = 17'hl7FFF; 
12: nanoword = 17'hOFFFF; 




//alwaysS (dbus) Sdisplay ("eref scacebics = %h dbus=%h. inaricreg=%h", scacebits,dbus.maricbus) ; 
endmodule 




output [16:01 cbus; 
inout [47:0] dbus; 
reg [2:01 statebits; 
reg [16:01 aanoword; 
reg [47:01 number1; 
reg [47:0] number2; 
assign dbus ['TYPEFLAG! = (statebits == 5) ?'numb: 3 ' bs; 
assign dbus[39:16] = (scacebics == 5)? 24 'bO:24 • bz,• 
assig^ dbusi'MUMBER] = (statebits == 5)?numberl['NUMBER]-number2[" MUMBERI:16•bz; 
assign cbus = (statebits == 0) ?17 ' bz :nanoword,-
always 9(negedge cl!c) 
begin : tempLatch 
case (statebits) 
1: nuinber2 = dbus; 
3: nuntberl = dbus; 
default: begin numberl = numberl; number2 = number2r end 
endcase 
end 
always 9(posedge die) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits 
else if (opcode == " eadd) 
else statebits = 0; 
1: if (reset == 0) scacebits 
else scacebics = 2; 
2: if (resec == 0) scacebics 
else scacebits = 3 ; 
3: if (reset == 0) statebits 
else statebits = 4; 





=  0 ;  
= 0; 
else if (number! [" TYPEFLAG 1 =='numb 4& number2 ['TYPEFLAG! =='numb) 
scacebics = 5; 
else scacebics = 7; 
5: if (resec == 0) scacebics = 0; 
else scacebics = 6; 
S t  ~ - (resec • • C) scacebi^cs — 
else scacebics = 0; 
7: if (resec == 0) scacebics = 0 
else scacebics = 7 ;  




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF,-
1: nanoword = 17'hlFFDF,-
2: nanoword = 17'hlFCFF; 
3: nanoword = 17'hlFFDF; 
4: nanoword = 17'hlFFEF; 
5: nanoword = i7'hlFFCF; 
6: nanoword = 17'hl7FFF: 
7: nanoword = 17'hOFFFF; 
defaulc: nanoword = 17'hlFFFF; 
endcase 
end 
//always ^(scacebics == 7) Sdisplay(•"nl=%h,n2=%h",numberl,number2) ; 
endmodule 
module eeuid(die, ibus, resec, cbus,dbus) ; 
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input cl!c; 
input [39:01 ibus; 
input reset; 
output [16:0] cbus; 
inout [47:01 dbus; 
reg [3:01 statebits; 
reg [16:01 nanoword; 
reg [47:01 temp; 
assign dbus = (statebits == 5 i | statebits ==5) ? temp : 
(statebits == 7) ? (32'bO,ibus["OPERANDI1} : 48'bz; 
assign cbus = (statebits == 0)?17 • bz:nanoword; 
always @(negedge cllc) 
begin : tempLatch 
case (statebits) 
1: tsmp = dbus; 













if (reset == 0) statebits = 0; 
else if (ibus["OPCODE1 == "eand) 
else statebits = 0; 
if (reset == 0) statebits = 0; 
else statebits =2; 
if (reset == 0) statebits = 0; 
else if (temp["TYPEFLAGl != 'booD 
else statebits = 3; 
if (reset == 0) statebits = 
else if (tempCNUMBEHl != 0) 
else statebits =4; 
if (reset == 0) statebits = 0 
else statebits = 5; 
if (reset == 0) statebits = 0 
else statebits =5; 
if (reset == 0) statebits = 0 
else statebits = 7; 
if (reset == 0) statebits = 0 
else statebits = 0; 
if (reset == 0) statebits = 0 
else statebits = 0; 
if (reset == 0) statebits = 0 
else statebits = 9; 
default: statebits = 0; 





begin : combLogic 
case (statebits) 
0: nanoword = 17'hlF?FF 
nanoword = 17'hlFFDF 
nanoword = 17•hlFCFF 
nanoword = 17•hlFFFF 
nanoword = 17'hlFDFF 
5: nanoword = 17•hlFFEF 
6: nanoword = 17•hlFFCF 
7: nanoword = 17'hlBFFF 
8: nanoword = 17'hl7FFF 
9: nanoword = 17'hOFFFF 








module ebegin(cl)c,mar!cbus, opcode, reset, spbus,cbus,dbus) ; 
input elk; 
input [47:01 markfaus; 
input [7:01 opcode; 
input reset; 
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input [7:0! spbus; 
oucpuc [15:01 cbus; 
output [47:0] dbus; 
reg (2:0j statebits; 
reg [15:01 nanoword; 
assign dfaus ['TYPEFLAGl = (statebits==3 j |  statebics==4) ?markbus [" BLOCK]-^8 ' bl: 3 • bz; 
assign dbus [" DYNAMIC I = (statebits==3 | scatebits==4) ?maricbus [" MPI : 8 ' bz.-
assign dbus [' STATIC I = (statebits==3 statebits==4)?markbus[" MP!:3'bz; 
assign dbus['VARENDI = (statebits==3 statebits==4)?spbus:3'bz; 
assign dbus["RETURN] = (statebits==3 statebits==4)78•bO:8•bz; 
assign dbus['MP! = (statebits==3 11 statebits==4)?spbus;8'bz: 
assign cbus = (statebits == 0) ?17 ' bz :ncinoword; 
always 3(posedge die) 
begin : staceTransistion 
case (statebits) 
0: if (reset == 0) statebits = 3; 
else if (opcode == 'ebegin) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits =5; 
5: if (reset == 0) statebits = 0; 
else statebits = 0; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFDFF; 
2: nanoword = 17'hlFFEF; 
3: nanoword = 17'hlFFCF; 
4: nanoword = 17'hlFFFB; 
5: nanoword = 17'hl7FFF; 




rncdule ccIse \ cl/c, ibus, reset r cbus, / ; 
input elk; 
input (39:01 ibus; 
input reset; 
output [16:0] cbus; 
output [47:CI dbus; 
reg [1:01 statebits; 
reg [16:01 nanoword; 
assign dbus = (statebits == 1) ?{32'bO,ibus['OPERANDI]}:4a'bz; 
assign cbus = (statebits == 0) ?17• bz;ncinoword; 
always @(posedge cl)c) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (ibus["OPCODE! == 'eelse) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits =0; 
else statebits = 0; 




begin : combLogic 
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case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlBFFF; 






inpuc [7:01 opcode; 
inpuc resec; 
oucpuc [16:0] cbus; 
inouc [47:01 dbus; 
reg [3:0] scacebics; 
reg [15:01 nanoword; 
reg [47:01 cemp; 
assign dbus = (scacebics ==4) || (scacebics ==7) ? cemp : 48'bz; 
assign cbus = (scacebics == 0)?17•bz:nanoword; 
always @(negedge elk) 
begin : centpLacch 
case (scacebics) 
1: cemp = dbus; 
6: cemp = dbus; 
defaulc: cemp = cemp; 
endcase 
end 
always (3(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics = 0; 
else if (opcode == eend) scacebics = 1: 
else scacebics =0; 
1: if (resec == 0) scacebics = 0; 
else scacebics =2; 
2: if (resec == 0) scacebics = 0; 
else scacebics = 3; 
3: if (resec == 0) scacebics = 0; 
else scacebics = 4; 
4: if (resec == 0) scacebics = 0; 
else scacebics = 5; 
5: if (resec == 0) scacebics = 0; 
else scacebics = 5; 
6: if (resec == 0) scacebics = 0 ;  
else scacebics = 7; 
7: if (resec == 0) scacebics = 0; 
else scacebics = 8; 
3: if (resec == 0) scacebics = 0; 
else scacebics = 0; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'h.lFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFEFF; 
3: nanoword = 17'hlFFEF; 
4: nanoword = 17'hlFFCF; 
5: nanoword = 17'hlFFBF; 
S: nanoword = 17'hlFF9F; 
7: nanoword = 17'hlFFFB; 
3: nanoword = 17'hl7FFF; 







input [7:0] opcode; 
input reset; 
output [16:01 cbus; 
incut [47:0] dfaus; 
reg [3:01 statebits; 
rag (16:0] nanoword; 
reg [47:0! label; 
reg [47:01 temp; 
assign dbus = (stacebits == 4)?(32'bO,label['LA3EL0P2n : 
(stacebits == 7)?te!np : 
(statebits == 9)?C32'bC,label['LABELOPII) : 
48'bz; 
assign cbus = (statebits == 0)?17'bz:nanoword; 
//always ?(statebics) Sdisplay("egoco: statebits = teinp=%h'', statebits, temp) ; 
always SCnegedge elk) 
begin : tempLatch 
case (statebits) 
1: label = dbus; 
5 : temp = dbus; 
default: begin label = label; temp = temp; end 
endcase 
end 
always 3(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == 'egoto) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = Q; 
else statebits =2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else if (label['TYPEFLAG)!="labl) statebits = 10; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits = 5; 
5: if (reset == 0) statebits = 0; 
else statebits = 6; 
6: if (reset == 0) statebits = 0; 
else statebits = 7; 
7: if (reset == 0) statebits = 0; 
slse 3t^tei^i.t3 — 3^ 
8: if (reset == 0) statebits = 0; 
else stateDits = 9; 
9: if (reset == 0) statebits = 0; 
else statebits = 0; 
10: if (reset == 0) statebits = 0; 
else statebits = 10; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFCFF; 
3: nanoword = 17'hlFFFF; 
4: nanoword = 17'hlFFFB; 
5: nanoword = 17'hlFF3F; 
6: nanoword = 17'hlFFlF; 
7: nanoword = 17'hlFFFB; 
8: nanoword = 17'hlFEFF; 
9: nanoword = 17'hlEFFF; 
10: nanoword = 17'h0FFFF; 





module ein(cl!c, opcode, resec, cbus) ; 
input elk; 
input: [7:01 opcode; 
input reset; 
output [16:01 cbus; 
reg [2:01 statebits; 
reg [15:01 nanoword; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always 3(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: i£ (reset == 0) statebits = 0; 
else if (opcode == 'ein) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (resec == 0) scatebits = 0; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits = 0; 




begin : combLogic 
case (s ta tebi ts) 
0: nanoword = IT'hlFFFF; 
I: nanoword = 17'hlFDFF; 
2: nanoword = 17'hlFFED; 
3: nanoword = 17'hlFFCD; 
4: nanoword = 17'hl7FFF; 




module elabel(elk,ibus,reset,cbus,dbus) ; 
input [39:01 ibus; 
input reset; 
oucput [16:01 cbus; 
output [47:01 dbus; 
reg [2:01 statebits; 
reg [16:01 nanoword; 
assign dbus["TYPEFLAG1 = 
assign dbus['LABELUNUSED] 
assign dbus['LABELOPl1 = 
assign dbus[" LABEL0P21 = 
assign cbus = (stacebics 
(statebits==3)?"labl:9'bz; 
= (stacebics == 3)?8'bO:3'bz; 
(statebits==3)?ibus["OPERANDI1:16 ' bz; 
(statebics==3)?ibus[ 0PERAND2j:16'bz; 
== 0)?17•bz:nanoword; 
always 3(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics =0; 
else if (ibus['OPCODE] == 'elcibel) scatebits 
else statebits = 0; 
l: if (resec == 0) statebits = 0; 
else statebits = 2; 
2: if (resec == 0) statebits = 0; 
else statebits = 3; 
3: if (resec == 0) statebits =0; 
else stacebics = 4; 
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4; if (reset == 0) scacebics = 0; 
else scacebics = 0; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17•hlFFFF 
1: nanoword = 17'hlFDFF 
2; nanoword = 17•hlFFEF 
3: nanoword = 17'hlFFCF 
4: nanoword = 17'hl7FFF 




module enew(elk,marlcbus, opcode, resec, cbus,dbus) 
inpuc elk; 
inpuc [47:0] maricfaus; 
inpuc [7:01 opcode; 
inpuc resec; 
oucpuc [16:0] cbus; 
oucpuc [47:0] dbus; 
reg [2:0] scacebics; 
reg [47:0! cenvp; 
reg [16:0] nanoword; 
assign dbus = (scacebics == 3) 
(scacebics == 4 
assign cbus = (scacebics == 0] 
?{•undf,40'b0} : 
I I scacebics == 6)?cenip : 48'bz; 
?17•bz:nanoword; 
always @(negedge elk) 
begin : lacchTemp 
case (scacebics) 
1: cemp = markbus; 
2: begin 
cemp [ • BLOCK ] = cemp [" 3L0CK1 ; 
cemp [ • DYNAMIC ] = cemp [ " DYNAMIC 1 ; 
cemp[•STATIC] = cemp['STATIC]; 
cemp i • VAHENDI = Cemp ["'/AREND1 - 1; 
cemp[•RETURN] = Cemp['SETUHN] ; 
cemp [" MP ] = cemp [" MP ] ; 
end 
defaulc; cemp — Ci^p; 
endcase 
end 
always '?(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics =0; 
else if (opcode == "enew) scacebics = li 
else scacebics = 0; 
1: if (resec == 0) scacebics = 0 
else scacebics = 2; 
2: if (resec == 0) scacebics = 0 
else scacebics = 3; 
3: if (reset == 0) statebits = 0 
else statebits = 4; 
4: if (reset == 0) statebits = 0 
else statebits = 5; 
5: if (reset == 0) statebits = 0 
else stacebics = 6; 
6: if (resec == 0) scacebics = 0 
else scacebics = 7; 
7: if (resec == 0) scacebics = 0 
else scacebics = 0; 





begin : combLogic 
case (scacefaics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFDFF,-
2: nanoword = IT'hlFFEF,-
3: nanoword = 17'hlFFCF,-
4: nanoword = 17'hlFFFH,-
5: nanoword = 17'hlFF2F; 
5: nanoword = 17'hlFF0F; 
7: nanoword = 17'hl7FFF; 




module enumber (elk, ibus, reset:, cbus, dbus) ; 
input elk; 
input [39:01 ibus 
input reset; 
output [16:0] cbus; 
output 14 7:01 dbus; 
reg [2:0] statebits; 
reg [16:01 nanoword; 
assign dbus["TYPEFLAG1 = (statebits==3)?"numb:8'bz; 
assign dbus[39:16] = (statebits==3)?24'bO:24'bz; 
assign dbus["NUMBER] = (statebits==3)?ibus["OPERANDII:15'bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always 0(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (ibus["OPCODE] == 'enumber) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits = 0; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFDFF; 
2: nanoword = 17'hlFFEF; 
3: nanoword = 17'hlFFCF; 
4: nanoword = 17'hl7FFF; 






input [39:0] ibus; 
input reset; 
output [16:0] cbus; 
inout [47:0] dbus; 
reg [3:0] statebits; 
reg [16:0] nanoword; 
reg [47:0] temp; 
assign dbus = (statebits == 5 || statebits ==6) ? temp : 
(statebits ==7) ? {32' bO,ibus["OPERANDI1) : 48'bz; 
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assign cbus = (statebics == 0>?17'bzinanoword; 
always 9(negedge elk) 
begin : cempLacch 
case (scacebics) 
1: temp = dbus; 
default: cemp = temp; 
endcase 
end 
always S(posedge elk) 
begin : scateTransiscion 
case (scacebics) 
Q; if (reset == Q) scacebits = 0: 
else if (ibus['OPCODE] == "eor) scacebits = 
else stacebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2; if (reset == 0) statebits = 0; 
else if (temp [" TYPEFIAG1 != "booD statebits 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else if (temp["NUMBER1 != 0) statebits = 3; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits = 5; 
5: if (reset == 0) statebits = 0; 
else statebits = 5; 
S: if (reset == 0) statebits = 0; 
else statebits = 7; 
7: if (reset == 0) statebits = 0; 
else stacebits = 0; 
3: if (reset == 0) statebits = 0; 
else statebits = 0; 
9: if (reset == 0) statebits = 0; 
else statebits = 9; 




































input [7:01 opcode; 
input reset; 
output [16:01 cbus; 
reg [1:01 stacebits; 
reg [16:01 nsmoword; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always S(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == "eout) statebits = 1; 
else statebits = 0; 
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1; if (reset == 0) scacebics = 0; 
else statefaics = 2; 
2: if (reset: == 0) stacebins = 0; 
else scatebits =0; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFDE,-
2: nanoword = 17'hl7FFF; 




module ethen(clic, ibus, reset, cbus. dbus) 
input clk; 
input [39:0] ibus; 
input reset; 
output [16:01 cbus ; 
inout [47:01 dbus; 
reg [2:01 statebits; 
reg [16:0] nanoword; 
reg [47:01 temp; 
assign dbus[47:I6! = (statebits == 5)?32'bO:32'bz; 
assign dbus[15:01 = (statebits == 5)?ibus["OPERANDI];16 • bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always 9(negedge elk.) 
begin : tempLatch 
case (statebits) 
1: temp = dbus; 
default: begin temp = temp; end 
endcase 
end 
always ii(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (ibus("OPCODEI == "ethen) statebits = I; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
dCdCeOiCS — 
2: if (reset == 0) statebits = 0; 
else if (temp["TYPEFLAGl!=•boo1) statebits = 6; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else if (teinp[15:01 == 16'b0) statebits = 5; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits = 0; 
5: if (reset == 0) statebits = 0; 
else statebits = 0; 
6: if (reset == 0) statebits = 0; 
else statebits =6; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFCFF; 
3: nanoword = 17'hlFFFF; 
4: nanoword = 17'hl7FFF; 
5: nanoword = 17'hlBFFF; 
6: nanoword = 17'hOFFFF; 
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module evalue (elk, opcode, markbus, resec, cbus, dbus) ; 
input elk; 
input [7:0] opcode; 
input [47:01 markbus; 
input reset; 
output [16:01 cbus; 
inout [47:01 dbus; 
reg [3:01 statebits; 
reg [16:01 nanoword; 
reg [47:01 tempi; 
reg [47:0] temp2; 
assign dbus = (statebits == 4) ?{40 • bO,tempi[7:01 } : 
(statebits == 7)?temp2 : 
(statebits == 9)?templ : 48'bz; 
assign cbus = (statebits == 0) ?17• bz:nanoword; 
always @(negedge elk) 
begin : tempLatch 
case (statebits) 
1: tempi = dbus; 
3: temp2 = markbus; 
6: tempi = dbus; 
default: begin tempi = tempi; temp2=temp2; end 
endcase 
end 
always @(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == "evalue) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits =0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else if (tempi ['TYPEFLAGl !='vref) statebits = 10; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4; 
4: if (reset == 0) stateibits = 0 
else statebits = 5; 
3: if (reset == Oi statebits = 0 
else statebits =6; 
6: if (reset == 0) statebits = 0 
else statebits = 7; 
7: if (reset == 0) statebits = 0 
else statebits = 9; 
8: if (reset == 0) statebits = 0 
else statebits = 9; 
9: if (reset == 0) statebits = 0; 
else statebits = 10; 
10: if (reset == 0) statebits = 0; 
else if (templCTYPEFLAGl =="proc) statebits = 12; 
else statebits = 11; 
11: if (reset == 0) statebits =0; 
else statebits = 0; 
12: if (reset == 0) statebits = 0; 
else statebits = 12; 




begin : combLogic 
case (statebits) 
0: nanoword = 17•hlFFFF 
1: nanoword = 17'hlFFDF 





















10: nanoword = 17'hlFFFF.-
11: nanoword = 17'hl7FFF; 
12: nanoword = 17'hOFFFF,-








output [47:0] outport; 
input reset; 
wire [47:0] dbus; 
wire [7:0] spbus; / ' busses '/ 
wire [7:01 sabus; 
wire [7:01 iabus; 
wire [47:01 markbus; 
wire [39:0] ibus; 
wire [16:01 cfaus: 
wire [47:01 inputbus; 
/* instantiate members of R from M = {R,0) '/ 
mreg inputreg(elk,inport,reset, 1'bl,1'bO,inputbus); 
tsbuf inputbuf(inputbus,cbus["drir1,dbus); 
mreg outputreg(elk,dbus,reset, 1'bl,cbus["Idorj,outport) ; 
mreg # (8) sp (elk,markbus [" i/AHENDl , reset, cbus [' slspl , cbus [' sOspl , spbus) ; 
mreg markreg(elk,dbus.reset,cfaus["simp!,cbus["sOmpI,markbus); 
mreg #(8,8'b00000001) iadr(elk,dbus[7:01,reset,cbus["sliadr1,cbus['sOiadr1,iabus); 
mux41 #(8) 
smux (spfaus, markbus [' DYNAMIC 1 , markfaus [" STATIC I , markfaus [' MP 1 , safaus, cbus [" smuxl I , cfaus [' smuxO 1 
) ; 
mem stack(sabus.cbus["scs1,dbus,cbus['swe1); 
irom imemory (iabus, ifaus) ; 
assign error = cfaus['error 1; 
/' instantiate memfaers of 0 from M = {R,0} '/ 
cneQual nec^ualcp (, ifaus [ C?CGDc,j , preset, cfaus, v.ifaus) ; 
eassign assignop(elk,ifaus['OPCODE],markfaus,reset,cfaus,dbus); 
esemi semiop (ciJc, ifaus [ ' OPCODE! , reset, cbus) ; 
eequal equalop(elk,ifaus["OPCODE! , reset,cfaus,dbus); 
eref refop (elJc, ifaus,markbus, reset, efaus, dbus) ; 
eadd addop(elk,ibus["OPCODE!,reset,efaus,dbus); 





ein inop(elk,ifaus["OPCODE],reset, cbus); 
elabel labelop(elk, ibus,reset,cbus,dbus); 
enew newop(elk,markfaus,ifaus["OPCODE!,reset,cfaus,dbus); 
enumfaer numberop (elk, ibus, reset, cbus, dbus) ; 
eor orop(elk,ifaus,reset,cfaus,dbus); 
eout outop(elk,ibus[•OPCODE],reset,cbus); 
ethen thenop(elk, ibus, reset, cbus, dbus) ; 
evalue valuop(elk,ifaus["OPCODE1,markfaus,reset,cbus,dbus); 
endmodule 
' simulation module follows: modify * 





reg [47:0] inport; 




begin : stimuli 
Smonitor(Stime,"reset= %b, error= %b, outport= %h", reset,error,outport): 
// initial values for simulation 
// clock at "power off" 
// input port at "switch settings for power on" 
reset = 0; 
elk = 0; 
inport = 48•hOSOOOQOOOOOa;  
// exercise ports through time 
#20 reset = 1; 
#1000 inport = 48'h05000000000a; 
#30000 Sfinish; 
end 







an output file created by the Cadence Verilog 
simulator while simulating adder.v 
Host command; verilog 
Command arguments: 
adder.v 
some header lines removed to save space in this appendix 
Compiling source file "adder.v" 
Compiling included source file "adder.rom" 
Continuing compilation of source file "adder.v" 
Highest level modules: 
testmachine 
0reset= 0, error= x 
3 r e s e t -  Z ,  < r r r o r =  z  
20reset= 1, error= z 
25reset= 1, error= 1 
145reset= 1, error= z 
155reset= 1, error= 1. outport= OOOOOOOOOOGQ 
1770reset= 1, error= 1, outport= 050000000010 
3920reset= 1, error= 1, outport= Q50000000014 






All results are displayed in hexadecimal, 
a+a = 16 , and 10 • 10 = 20. 
This demonstrates that 
#• 
#' 
an Euler algorithm describing an iterative 





invalue := in; 
result := 1; 
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LOOP: if invalue > 1 then 
begin 
result := result ' invalue; 
invalue := invalue - 1; 
goto LOOP 
end 
else out result 
end 
* '  
it* * fact.cmp 
• 
4* ' the translated opcodes and operands 
!t* * created by the Euler-97 compiler according to the 
4* * translation rales given in the Wirth description 
• of Euler 
-
.ne Opcode Operandi Operand2 
1 ebegin 0 0 
2 enew 0 0 
3 enew Q 0 
7 eref 1 
7 ein 0 0 
7 eassign 0 0 
7 esemi 0 0 
a  eref 2  1 
3  enumber 1 a  
a  eassign 0  0 
a  esemi 0 0 
10 eref ]_ 
10 evalue 0 0 
10 enumber X.  Q  
10 egthan 0 0  
10 ethen 38 0 
11 ebegin 0  0 
12 eref 2 
12 eref 2 1 
12 evalue 0  0 
12 eref X X 
12 evalue 0  0  
12 emul 0 0 
12 eassign 0  Q 
12 esemi 0  0 
13 eref 1 1 
13 eref I 
13 evalue 0  0 
13 enumber 1 a  
13 esub 0  0 
13 eassign 0  0 
1_3 esemi 0  0 
14 elabel 12 ]_ 
15 evalue 0  0 
15 ego to 0  0 
15 eend 0  0  
IS  eelse 41 0 
16 eref 2 
l a  evalue 0  0 
l a  eout 0  0 
18 eend 0  0  
#* * fact.syn 
tf* * 
tf* * the synthesis personality for the fact algorithm 
tt* • created by the Euler-97 compiler 
SULER Synthesis Information 
5 eassign 4 
6 esemi 4 
10 egthan 1 
12 sref 9 
153 
la ebegin 2 
21 eelse 1 
22 eend 2 
25 ego to 1 
26 ein I 
36 elabel 1 
44 emui 1 
4S enew 2 
48 enLimber 3 
51 eout 1 
53 esub X 
56 ethen i 
57 evalue 6 
Total Opcodes Required: 17 
Total Opcode Calls: 41 
4" • fact.rom 
#'  
* the instruction ROM created for simulation by the 
#* ' Euler-97 compiler for the factorial algorithm 
#' -
module irom(afaus,dbus) , 
input [7:01 afaus; 
output [39:0] dbus; 
reg i39:0] values[0:255] 
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0000 ;  
0000;  
0 0 0 0 ;  
0001; 
0000 ;  








































• fact.v: created by SAMUEL 
' t^his file is ready for simulation, not synthesis 
' to remove simulation components and prepare £or 
synthesis, recompile using the -sim -synth ootions 
• /  
typeflags 

















f data info */ 
"define DATAVALUE 31:0 
"define TYPEFLAG 47:40 
/* stack info */ 
"define STACKMAX 255 
"define SPBITS 3 
/* fields for readability */ 
"define BLOCK 47:40 
"define DYNAMIC 39:32 
"define STATIC 31:24 
"define VAEEND 23:16 
"define RETURN 15:3 
"define MP 7:0 
"define UNDF 39:0 
"define NUMBER 15:0 
"define NUMBERLSB 7:0 
"define LA3EL0P1 31:16 
"define LABEL0P2 15:0 
"define LABELUNUSED 39:32 
!" control bus info */ 
"define CBITS 17 
/' instrijction info '/ 
"define OPCODEBITS 8 
"define OPCODE 39:32 
"define OPERANDI 31:16 
'define 0PEPAND2 15:0 
:" opcode encodings on ibus '/ 
"define enequal 3'hOO 
"define erem 3'hOl 
"define econcat 3'h02 
"define erquote 8'h03 
"define erparen 8'h04 
"define eassign 3'h05 
"define esemi 8'h06 
"define elthan 3'h07 
"define elethan 8'h08 
"define eequal a'h09 
"define egthan 3'hOA 
"define egethan 3'hOB 
"define eref a'hOC 
"define erbrak 3'hOD 
"define elquote 8'hOE 
"define eabs 8'hOF 
"define eadd 8'hlO 
"define eand 3'hll 
"define ebegin 8'hl2 
"define ecall 8'hl3 
"define ediv 8'hl4 
"define eelse 8'hl5 
"define eend 8'hl6 
"define eexp a'hl7 
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'define eformal 8'hia 
"deSine egoco a'hl9 
'define ein S'hlA 
'define einteger 8'hlB 
"define eisb S'hlC 
"define eisl 8'hlD 
'define eisli S • hlE 
"define eisn a'hlF 
"define eisp 8'1120 
"define eisr 8'h21 
"define eisu a'h22 
'define eisy 8'1123 
"define elabel a'h24 
'define elengch 3 "1125 
'define elisc 3'h26 
'define elogical 8'h27 
'define eiogvai 3'1128 
'define emax 8'h29 
'define emin 8'h2A 
'define emod 8'h2B 
'define emul 8'h2C 
'define eneg 3'h2D 
'define enew 8'h2E 
'define enoc 3'h2F 
'define enumber 8•hJ 0 
'define eomega 8'h31 
'define eor 8'h32 
'define eouc 8'h33 
'define ereal 8'h34 
'define esiib 3'h35 
"define esymboi 3'h35 
'define ecail 8"h37 
'define ethen 8'h38 
"define evalue a"h39 
"define ehalc 8•hFF 
/• command bus bits */ 
define error 16 
define sliadr 13 
define sOiadr 14 
define slmadr 13 
define sOaiadr 12 
define mcs 11 
define mwe 10 
define slsp 9 
define sOsp 3 
define smuxl 7 
define smuxO 6 
define scs 5 
define svk'e I 
define simp 3 
define sOmp 2 
define drir 1 
define Idor 0 
module mreg(clJc, d, reset, si, sO, q) ; 
parameter RWIDTH = 48; 
parameter RESETVALUE = 'bO; 
input cllc, reset, si, sO; 
input [RWIDTK-1:01 d; 
oucput [RWIDTK-1:0I q; 
reg [RWIDTH-1;01 qvalue; 
assign q = qvalue; 
always 3(negedge die) 
begin : behavior 
if (reset == 0) qvalue = RESETVALUE; 
else 
case UsI,sO}) 
0: qvalue = qvalue-1: 
1: qvalue = qvalue • 1; 
2: qvalue = d; 
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module miix41(in3, in2, inl, ir.O, oucdata, si, sO) ; 
parameter datawidtli = 8; 
input [datawidth-1:01 in3; 
input [ datawidth-1:0] in2 
input [datawidth-l: 0 I inl,-
input [datawidth-l:0 I inO; 
output [datawidch-1:01 outdata; 
input si; 
input sQ: 
assign outdata = {sl,sO} == 2'bll ? in3 : 
{sl,sQ} == 2'blO ? in2 : 
{sl.sO} == 2-bOl ? inl : 
Csl.sO} == 2'bOO ? inO : inO; 
endmodule 
module tsbuf(d,dr,q); 
parameter bwidch = 43; 
input [bwidtti-1:01 d; 
input dr; 
output [bwidth-l:0] q; 
assign q = (dr ==0) ? d : 43'bz; 
endmodule 
module mem(abus,cs,dbus, we) ; 
input [7:0] abus; 
input cs; 
inout [47:0] dbus ,-
input we; 
reg [47:0] values[0:255]; 
assign dbus = (cs || (we ==0)) ? 4a'b2 : values[abus]; 
always I3(negedge cs) 
begin : writeMe 
if (we==0) 
begin 
ValUisS t AOUS 1 — xiiDUS ; 
//Sdisplay('cs=%b,we=%b,abus = %h, dbus=%h".cs,we.abus.dbus) : 
end 
end 
//always 9(dbus) Sdisplay("cs=%b,we=%b.abus = %h, dbus=%h",cs,we,abus,dbus) ; 
initial 
begin : memlnit 
integer i; 
for (i=0; i<256; i=i*l) valuesti] = 4a'b0: 
end 
endmodule 
• include "fact.rom" 
module eassign(clic, opcode,marlcbus, reset, cbus, dbus) ; 
input elk; 
input [7:01 opcode; 
input [47:0] markbus; 
input reset; 
output [16:0] cbus; 
inout [47:0] dbus; 










assign dbus (scacebitis 
(scacebits 
(stacebics 
assign cbus = (scacebics 
== 5)?{40'b0,lvalue[7:01) : 
==7 11 stacebics == 10)? rvalue 
== 9)? temp : 48'bz; 
== Q)?17•bz:nanoword; 
always 3(negGdge die) 
begin : cempLacch 
case (scacebics) 
1: rvalue = dbus; 
3; lvalue = dbus; 
4 : cemp = maricbus ; 


















if (reset == 0) scatebits = 0; 
else if (opcode == "eassign) statebics = 1; 
else statebics = 0; 
if (resec == 3) scacebics 
e l s e  s c a c e b i c s  =  2 ;  
if (resec == 0) scacebics 
else scacebics = 3: 
if (reset == 0) statebics 
else scacebics = 4; 
if (resec == Q) scacebics 
else if (lvalue["TYPEFLAGl 
else scacebics = 5; 
if (resec == 0) scacebics 
else scacebics = S; 
if (resec == 0) scacebics 
else scacebits = 7; 
if (resec == 0) scacebics 
else scacebics = 3; 
if (resec == 0) scacebics 
else scacebics = 9; 
if (resec == 0) scacebics 







10: if (reset == 0) 
else scacebics = 
11: if (reset == U) 
else statebics = 
12: if (reset == 0) 















0 ;  
always (?(scacebics) 
begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17•hlFCFF; 
3: nanoword = 17'lilFFDF; 
4: nanoword = 17'hl?FFF; 
5: nanoword = 17•hlFFFB; 
6: nanoword = 17'hlFF2F; 
7: nanoword = 17'hlFF0F; 
8: nanoword = 17'hlFFFB; 
9: nanoword = 17'hlFFEF; 
10: nanoword = 17'hlFFCF; 
11: nanoword = 17'hl7FFF; 
12: nanoword = 17'h0FFFF; 





module esemi{elk,opcode, rese c,cbus); 
input clk; 
input [7:01 opcode; 
input reset 
output [16:0] cbus; 
reg (1:01 statebits; 
reg [16:0! nanovford: 
assign cbus = (statebits == 0) ?17 • bz :nanoword,-
always S(posedge elk) 
begin : stateTransistion 
case (scacebics) 
0: if (reset == 0) statebits = 0; 
else if (opcode == 'esemi) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0: 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 0; 




begin : combLogic 
case (statebits) 
0: nanoword = 17•hlFFFF; 
1: nanoword = 17'hlFCFF; 
2: nanoword = 17'hl7FFF; 




module egthan(elk,opcode .reset,cbus,dbus); 
input elk; 
input [7:0] opcode; 
input reset; 
output [16:0] cbus; 
inout [47:0! dbus; 
reg [2:01 statebits; 
reg [16:01 nanoword; 
reg [47:01 numberl; 
riLijnbtir2; 
assign dbus["TTPEFLAG1 = (statebits == 5)?'bool:8'bz; 
assign dbus[39:161 = (statebits == 5)?24'bO:24'bz; 
assign dbus ['NUMBER 1 = (statebits == 5) ?numfaerl [" NUMBER! >number2 [" NUMBER I : 16 ' bz: 
assign cbus = (statebits == 0)?17•bz:nanoword; 
always @(negedge elk) 
begin : tentpLateh 
ease (statebits) 
1: nuinber2 = dbus; 
3: numberl = dbus; 
default: begin numberl = numberl; number2 = ntiiiiber2; end 
endcase 
end 
always i3(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == "egthan) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
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else scacebics = 4; 
4: if (reset == 0) scacebics = 0; 
else if (numberl (" TYPEFLAG! ==• aumia ti number! ['TYPEFLAG! =='numb) 
scacebits = 5; 
else scacebics = 1; 
5: if (resec == 0) scacebics = 0; 
else scacebics = 6; 
6: if (resec == 0) scacebics = Q: 
else scacebics = 0; 
7: if (resec == 0) scacebics = 0; 
else scacebics = 7; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF,-
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFCFF; 
3: nanoword = I7'hiFFDF; 
4: nanoword = 17 • hlFFEF 
5: nanoword = 17'hiFFCF,-
6: nanoword = 17'hl7FFF; 
7: nanoword = 17'hOFFFF; 




module ere£(ciit, ibus,markbus, reset,cbus.dbus) ; 
inpuc elk; 
inpuc (39:01 ibus; 
input [47:01 markbus 
inpuc reset; 
oucpuc [16:01 cbus: 
inouc [47:0] dbus; 
reg [3:0] scacebics; 
reg [16:0] nanowo rd; 
reg [47:01 tempi: 
reg [47:0] cemp2; 
assign dbus['TYPEFLAG] = (scacebics == 6)?Cemp2['TYPEFLAG] : 
( scacebics == 7) ?cempl [' T^fPEFLAG 1 : 
(scacebics == 10)?'vref : 3 ' b z ;  
assign dbus[33:3i - isc<icebics == 6 j ?ceinp2 i 39 : d j : 
(scacebits == 7)?cempl(39:31 : 
(scacebics == I0)?32'b0 : 32'bz; 
assign dbus[7:01 = (scacebics == 6)-temp2[7:01 : 
(scacebics == 7)?templ[7:0] : 
(scacebics == 10)?Cemp2[7:0]-ibus["OPERANDI! : 8"b2; 
assign cbus = (scacebics == 0)?17'bz:nanoword; 
always @(negedge elk) 
begin : cempLacch 
case (scacebics) 
1: begin cempl = markbus; cemp2 = markbus; end 
5: cemp2 = dbus; 
default: begin cempl=cempl; cemp2=cemp2; end 
endcase 
end 
always 9(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics = 0; 
else if (ibus["OPCODE! == 'eref) scacebics = 1; 
else scacebics = 0; 
1: if (resec == 0) scacebics = 0; 
else scacebics = 2; 
2: if (resec == 0) scacebics = 0; 
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statebics = 12; 
else if (marlcbus (• 3LOCKI == ibus ("0PERAND21) scacebics = 7; 
else stacebics = 3; 
if (reset == 0) statebits = 0; 
else if (marJcbus [• STATIC] == 0) 
else statebits = 4; 
if (reset == 0) statebits = 0 
else statebits = 5; 
if (reset == 0) statebits = 0 
else statebits = 6; 
if (reset == 0) statebits = 0 
else statebits = 2; 
if (reset == 0) statebits = Q 
else statebits = 3; 
if (reset == 0) statebics = 0 
else statebits = 9; 
if (reset == 0) statebits = 0 
else statebits = 
10; if (reset == 0) 
else statebits = 
11: if (reset == 0) 
else statebits = 
12: if (reset == 0) 













begin : combLogic 
case (statebits) 
0: nanoword = 17'hlrFFF; 
1: nanoword = 17'hlFFFF; 
2: nemoword = 17•hlFFFF; 
3: nanoword = 17'hlFFFF; 
4: nanoword = 17'hlFF7F; 
5: nanoword = 17'hlFF5F; 
6: nanoword = 17'hlFFFB; 
7; nanoword = 17'hlFFFB; 
3: nanoword = 17'hlFDFF; 
9: nanoword = 17'hlFFEF; 
10: nanoword = 17'hlFFCF; 
11: nanoword = 17'hl7FFF; 
12: nanoword = 17'hQFFFF; 
default: nanoword = 17'hlFFFF; 
endcase 
end 
//always® (dbus) Sdisplay ("eref statebits = %h dbus=%h markreg=%h", statebits,dbus.markbus) ; 
endmodule 
module ebeginicik, marKbus. opcode, reset, spbus, cbus, dbus) 
input die; 
input [47:0] markbus; 
input [7:0! opcode; 
input reset; 
input [7:01 spbus; 
output (16:01 cbus; 
output [47:0] dbus; 
reg [2:0] statebits; 
reg [16:0] nanoword; 
assign dbus["TYPEFLAG 1 = (stat6bits==3 
assign dbus["DYNAMIC1 = (scatebits==3 
assign dbus["STATIC 1 = (statebits==3 
assign dbus['VAREND] = (statebits==3 
assign dbus["RETURN] = (statebits==3 
assign dbus["MP] = (statebits==3 || stacebits==4)?spbus:3•bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
I stacebits==4)?markbus['BLOCK]+8'bl:8•bz; 
statebits==4) ?mar!cbus [" MP 1 :8 ' bz; 
statebits==4 ) ?inarkbus [" MP] : 8 ' bz; 
statebics==4)?spbus:8•bz; 
statebits==4)?8'bO:3•bz; 
always @(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == ebegin) statebits = 1; 
else statebics = 0; 
1: if (reset == 0) statebits = 0; 
161 
else scacebics = 2; 
2: l£ (reset == 0) scacebics = 0; 
else scacebics = 3; 
3: if (resec == 0) scacebics = 0; 
else scacebics = 4; 
4: if (resec == 0) scacebics = 0; 
else scacebics = 5; 
5: if (resec == 0) scacebics = 0; 
else scacebics = 0: 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlrFFF; 
L: nanoword = 17•hlFDFF: 
2: nanoword = 17'h.lFFEF; 
3: nanoword = 17'hlFFCF; 
4: nanoword = 17•hlFFFB; 
5: nanoword = 17'hl7FFF; 






inpuc [39:0] ibus; 
inpuc resec; 
oucpuc [15:0! cbus; 
oucpuc [47:0] dbus; 
reg [1:01 scacebics; 
reg [16:0] nanoword; 
assign dbus = (scacebics == 1)?{32"bO,ibus["OPERANDI I):48'bz; 
assign cbus = (scacebics == 0)?17•bz:nanoword; 
always 9(posedge elk) 
begin : scaceTransistion 
case (statebics) 
0: if (resec == 0) scacebics = 0; 
else if (ibus['OPCODE] == "eelse) scacebics = 1; 
else scacebics =0; 
1: if (resec == 0) scacebics = 0; 
else scacebics = 0; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlBFFF; 






inpuc [7:0] opcode; 
inpuc resec; 
oucpuc [16:0] cbus; 
inouc [47:0] dbus; 
reg [3:0] scacebics; 
reg [16:01 nanoword; 
reg [47:0] cemp; 
assign dbus = (scacebics ==4) [| (scacebics == 7) ? cemp : 48'bz; 
assign cbus = (scacebics == 0)?17'bz:nanoword; 
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always a(negedge elk) 
begin : cempLatch 
case (scacebits) 
1: cemp = dbus; 
6: cemp = dbus; 
default: temp = temp; 
endcase 
end 
always acposedge elk) 
begin : stateTransistion 
case (stacebics) 
0: if (reset == 0) statebits = 0; 
else if (opcode == " eend) statebits = 1; 
else statebits =0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits =5; 
5: if (reset == 0) statebits = 0; 
else statebits =  6 ;  
6 :  if (reset == 0) statebits = 0; 
else statebits = 7; 
7: if (reset == 0) statebits = 0,-
else statebits = 8,-
3: if (reset == 0) statebits = 0; 
else statebits = 0; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'hl?FFF,-
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFEFF; 
3: nanoword = 17'hlFFEF; 
4: nanoword = 17'hlFFCF; 
5: nanoword = 17'hlFFBF; 
6: nanoword = i7'hlFF9F; 
7: nanoword = 17'hlFFFB: 
8: nanoword = 17'hl7FFF,-






input [7:0] opcode; 
input reset; 
output [16:0] cbus; 
inout [47:0] dbus; 
reg [3:01 statebits; 
reg [16:01 nanoword; 
reg [47:01 label; 
reg [47:01 temp; 
assign dbus = (statebits == 4) ?{32 'bO, label [" LABEX.0P21 ) : 
(statebits == 7)?temp : 
(statebits == 9)?(32'bO,label["LABELOPl1) : 
48'bz; 
assign cbus = (statebits == 0)?17•bz:nanoword; 
//always 9(scacebits) Sdisplay("egoto: statebits = %h, temp=%h",statebits,temp); 
always @(negedge elk) 
begin : tempLatch 
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case (scacebics) 
1: Label = dbus; 
6: ceinp = dbus; 
default: begin Label = label; temp = temp; end 
endcase 
end 
always @(posedge cL!c) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) stacebits = 0; 
else if (opcode == "egoto) statebits = 1; 
else statebits = 0; 
1: if (reset == 0) stacebits = 0; 
eise statebits = 2; 
2: if (reset == 0) stacebits = 0; 
eLse statebits = 3; 
3: if (reset == 0) stacebits = 0; 
else if (LabeL [ • TYPEFLAGl'labl) stacebits 
else statebits = 4; 
4: if (reset == Q) stacebits = 0; 
else statebits = 5; 
5: if (reset == 0) stacebics = 0; 
else statebits = 6; 
6: if (reset == 0) stacebits = 0; 
else stacebits = 7; 
7: if (reset == 0) stacebits = 0; 
else statebits = 3; 
3: if (reset == 0) stacebics = 0; 
else scacebits = 9; 
9: if (reset == 0) statebics = 0; 
else scacebits = 0; 
10: if (reset == 0) scacebits = 0; 
else statebics = 10; 




begin : combLogic 
case (scacebits) 
0: nanoword = 17'hlFFFF; 
L: nanoword = 17'hlFFDF; 
2: nanoword = L7'hlFCFF; 
3: nanoword = 17"hlFFFF; 
4: nanoword = 17'hlFFFB; 
5: nanoword = 17't:iFF3r; 
6: nanoword = 17'rilFFlF; 
7: nanoword = 17'hlFFFH: 
3; nanoword - 17'hlFEFF; 
9: nanoword = i7'hl3FFF: 
10: nanoword = 17'hOFFFF; 






input [7:0! opcode: 
input reset; 
output [16:0! cbus; 
reg [2:0! stacebics; 
reg [16:01 nanoword; 
assign cbus = (scacebics == 0)?17•bz:nanoword; 
always (?(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (reset == 0) statebits = 0; 
else if (opcode == 'ein) statebits = 1; 
else statebits = 0; 
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1: if (reset == 0) scacebics = 0 
else scacebics = 2; 
2: if (reset == 0) scatebics = 0 
else statebits = 3; 
3: if (reset == 0) scatebics = 0 
else scatebics = 4; 
4: if (reset == 0) scatebics = 0 
else scacebics = 0; 




begin : combLogic 
case (scatebits) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17 ' rilFDFF ; 
2: nanoword = i7'hlFFED; 
3: nanoword = 17'hlFFCD; 
4 : nanoword = 17'hl7FFF; 




module elabeKclic, ibus, reset, cbus, dbus) ; 
input elk; 
input (39:01 ibus; 
input reset; 
outpuc [16:0] cbus; 
output [47:0] dbus; 
reg [2:01 statebits; 
reg [16:01 nanoword: 
assign dbus['TYPEFLAGl = (statebits==3)?"labl:3•bz; 
assign dbus["LABELONUSED! = (statebits == 3)?8'bO:3'bz; 
assign dbus["LABELOPlI = (statebits==3)?ibus['OPERANDI1:16'bz; 
assign dbus["LABEL0P21 = (scacebics==3)?ibus["0PERAND21:16'bz; 
assign cbus = (scatebits == 0)?17•bz:nanoword; 
always 9(posedge elk) 
begin : staceTransiscion 
ease (scacebics) 
0: if (resec == 0) scacebics = 0; 
else if (ibus[•OPCODE] == 'elabel) scatebits = 1; 
else scatebits = 0; 
1: if (resec == 0) statebits = 0; 
dcaCeDlCS — 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebics =4; 
4: if (resec == 0) statebits = 0; 
else scatebits =0; 




begin : combLogie 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFDFF; 
2: nanoword = 17'hlFFEF; 
3: nanoword = 17'hlFFCF; 
4: nanoword = 17'hl7FFF; 




module emul(elk,opcode, resec,cbus,dbus); 
inpuc elk; 
inpuc [7:01 opcode; 
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input reset; 
output [16:01 cbus; 
incut [47:01 dbus; 
reg [2:0] statebits; 
reg [16:01 nanoword; 
reg [47:0] mimberl; 
reg [47:0] number2; 
assign dbus("TYPEFIAGI = (statebits == 5) ?"numb:8•bz; 
assign dbus[39:16] = (statebits == 5)? 24'b0:24'bz; 
assign dbus["NUMBER] = (statebits == 5)?nuinberl['NUMBEHLSBI * number2["NUMBERLSBi:16'bz; 
assign cbus = (statebits == 0) ?17 • bz:nanoword; 
always i3{negedge elk) 
begin : tempLatch 
case (statebits) 
1: nuniber2 = dbus; 
3: number1 = dbus; 
default: begin number1 = numberl; number2 = number2; end 
endcase 
end 
always 3(posedge clJc) 
begin : stateTransistion 
(statebits) 
if (reset == 0) statebits 
else if (opcode == "emuD 
else statebits = 0; 
if (reset == 0) statebits 
else statebits = 2; 
if (reset == 0) statebits 
else statebits = 3; 
if (reset == 0) statebits 
else statebits = 4; 













else i f (numberl [" TYPEFLAG1 ==' numb && number2 [' TY?EFLAG I 
statebits = 5; 
==" numb) 
else statebits = 7; 
5: if (reset == 0) statebits 
else statebits = 6; 
5: if (reset == 0) statebits 
else statebits = 0; 
7: if (reset == 0) statebits 
else statebits = 7; 







begin : combLogic 
case (statebits) 
0: nanoword = 17'hl?FFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFCFF; 
3: nanoword = 17•hlFFDF; 
4: nanoword = 17'hlFFEF; 
5: nanoword = 17'hlFFCF; 
6: nanoword = 17'hl7FFF; 
7: nanoword = 17'h0FFFF; 




module enew(cHc,markbus, opcode,reset,cbus,dbus); 
input elk; 
input [47:0] marlcbus; 
input [7:0] opcode; 
input reset; 
output [16:0] cbus; 
output [47:0] dbus; 
reg [2:0] statebits; 
reg [47:0] temp; 
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reg [16:0] nanoword; 
assign dbus = (scacebics == 3) ?{'undf, 40 • bO) : 
(statiebics == 4 | | scatebics == 6)?ceinp : 48'bz; 
assign cfaus = (scacebits == 0) ?17'bz;nanoword; 
always @(negedge elk) 
begin : latchTemp 
case (statebits) 
1: cemp = markbus; 
2; begin 
temp[•BLOCKI = cemp["BLOCK1; 
-emp[•DYNAMIC I = cemp['DYNAMICI; 
cemp[•STATIC I = cemp["STATIC1; 
temp['VAHEND j = Cemp['VAHEND j - 1 ; 
temp r' hetuhN] = cemp[ "HETUHN! 
temp['MP] = temp(" MP I ; 
end 
default: temp = temp,-
endcase 
end 
always 3(posedge elk) 
begin : staceTransiscion 
ease (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode == 'enew) statebits = I; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = Q: 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4; 
4: if (reset == 0) statebits = 0; 
else statebits = 5; 
5: if (reset == 0) statebits = Q; 
else statebits = 6; 
5: if (reset == 0) statebits = 0 ;  
else statebits = 7; 
7: if (reset == 0) statebits = 0; 
else statebits = 0; 




beg_n : eoinbi^og^e 
case (statebits) 
0: nanoword = 17'hiFFFF; 
1: nanoword = 17'hlFDFF; 
2: nanoword = 17'hlFFEF; 
3: nanoword = 17'hlFFCF; 
4 : nanoword = 17'hlFFFB; 
5: nanoword = 17'hlFF2F,-
6: nanoword = 17'hlFF0F; 
7: nanoword = 17'hl7FFF; 




module enianber (elk, ibus, reset, ebus, dbus) ; 
input elk; 
input [39:01 ibus; 
input reset; 
output [16:0] ebus; 
output [47:01 dbus; 
reg [2:0! statebits; 
reg (16:0] nanoword; 
assign dbus['TYPEFLAGl = (statebits==3)?"numb:3'bz; 
assign dbus[39:161 = (stacebits==3)?24'bO:24'bz; 
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assign dbus ["NUMBER 1 = (st:acebii:s==3) ?ibus ['OPERANDI 1 :16 ' bz: 
assign cbus = (stacebics == 0)?17'bz:nanoword: 
always @(posedge clJc) 
begin : scaceTransistion 
case (scacebics) 
0: if (reset == 0) statebits = 0; 
else if (ibus["OPCODE] == 'enumfaerl statebits = 1; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits = 3; 
3: if (reset == 0) statebits = 0; 
else statebits = 4: 
4: if (reset == 0) statebits = 0; 
else statebits =  0 ;  




begin : combLogic 
case (statebits) 
0: nanoword = 17'h.lFFFF; 
1: nanoword = 17•hlFDFF; 
2: nanoword = 17'hlFFEF,-
3: nanoword = I7'hlFFCF; 
4: nanoword = 17'hl7FFF; 






input [7:01 opcode; 
input reset ,-
output [16:01 cbus; 
reg [1:0] statebits; 
reg (16:01 nanoword; 
assign cbus = (statebits == 0)?17'bz:nanoword; 
always ii(posedge elk) 
begin : stateTransistion 
case (statebits) 
0: if (reset == 0) statebits = 0; 
else if (opcode "eouti statebits = i; 
else statebits = 0; 
1: if (reset == 0) statebits = 0; 
else statebits = 2; 
2: if (reset == 0) statebits = 0; 
else statebits =0; 




begin : combLogic 
case (statebits) 
0: nanoword = 17'nlFFFF; 
1: nanoword = 17'hlFFDE; 
2: nanoword = 17'hl7FFF; 




module esxib(clk, opcode, reset, cbus, dbus) ; 
input cl)c; 
input [7:0] opcode; 
input reset; 
output [16:0] cbus; 
inout [47:01 dbus; 
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reg [2:01 scacebics; 
reg [16:01 nanoword: 
reg [47:01 number1; 
reg [47:01 nuinber2 ; 
assign dbus [" TYPEFIiAG 1 = (scacebits == 5) ?" numb: 8 • bz; 
assign dbias[39:16] = (scacebits == 5) ?24 ' bO :24 ' bz; 
assign dbus["MUMHER1 = (scacebics == 5)?numberl["NUMBEEI-number2["NOMBERI:16'bz; 
assign cbus = (scacebics == 0)?17•bz:nanoword; 
always 3(negedge elk) 
begin : cempLacch 
case (scacebics) 
1: number2 = dbus; 
3: numberl = dfaus; 













if (resec == 0) scacebics 
else if (opcode == "esxib) 
else scacebics = 0; 
if (resec == 0) scacebics 
else scacebics = 2; 
if (resec == 0) scacebics 
else scacebics =3; 
if (resec == Q) scacebics 
else scacebics = 4; 
if (resec == 0) scacebics 
else if (numberl["TYPEFLAGl == 
scacebics = 5; 
else scacebics = 7; 
if (resec == 0) scacebics = D 
else scacebics = 5; 
if (resec == 0) scacebics 
else scacebics = 0; 
if (resec == 0) scacebics 












scacebics = 7; 
: scacebics = 0; 
numb number2 i"TY?EFLAGI== numb) 
always S(scacebics) 
begin : combLogic 
case (scacebics) 
0: nanoword = i7'hiFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFCFF; 
3 : nanoword = 17'hlFFDF; 
4: nanoword = 17'hlFFEF; 
5: nanoword = 17'hlFFCF; 
5: nanoword = i7'hl7FFF; 
7: nanoword = 17'h0FFFF; 




module echen(clk,ibus,resec,cbus,dbus) ; 
inpuc elk; 
inpuc [39:0] ibus; 
inpuc resec; 
oucpuc [16:01 cbus; 
inouc [47:0] dbus; 
reg [2:01 scacebics; 
reg [16:0] nanoword; 
reg [47:0] cemp; 
assign dbus[47:16] = (scacebics == 5)?32'bO:32'bz; 
assign dbus[15:01 = (scacebics == 5)?ibus["OPERANDI]:16•bz; 
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assign cbus = (scacebics == 0) ?17'bz:nanoword; 
always @(negedgG elk) 
begin : cempLaccii 
case (scacebics) 
1: cemp = dbus; 
defaulc: begin cemp = cemp; end 
endcase 
end 
always 3(posedge elk) 
begin : scaceTransiscion 
case (scacebics) 
0: if (resec == 0) scacebics = 0; 
else if (ibus["OPCODE] == 'echen) scacebic 
else scacebics = 0; 
1: if (resec == 0) scacebics = 0; 
else scacebics = 2; 
2: if (resec == 0) scacebics = 0; 
else if (cemp['TYPEFLAGI I ='bool) scacebics 
else scacebics = 3; 
3: if (resec == 0) scacebics = 0; 
else if (cemp[15:0] == 16"bO) scacebics = 
else scacebics = 4; 
4: if (resec == 0) scacebics = 0; 
else scacebics = 0,-
5: if (resec == 0) scacebics = 0; 
else scacebics = 0; 
6: if (resec == 0) scacebics = 0; 
else scacebics = 6; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: tianoword = 17'hlFFDF,-
2: nanoword = 17'hlFCFF; 
3: nanoword = 17'hlFFFF; 
4: nanoword = 17'hl7FFF; 
5: nanoword = 17'hl3FFF; 
5: nanoword = 17'hOFFFF; 




module evalue iclk, opcode, maricbus, resec, ecus, dbus i 
inpuc clJc; 
inpuc [7:0] opcode; 
inpuc [47:0] markbus; 
inpuc resec; 
oucpuc [15:0] cbus 
inouc [47:0] dbus; 
reg [3:0] scacebics; 
reg [16:0] nanoword; 
reg [47:0] cempl; 
reg [47:0] ceinp2; 
assign dbus = (scacebics = 
(scacebics =: 
(scacebics = 
:= 4) ?{40'b0,ceinpl[7;01 } 
= 7)?cenip2 : 
;= 9)?ceinpl ; 43'bz: 
assign cbus = (scacebics == 0) ?17 • bz:nanoword; 
always @(negedge elk) 
begin : cempLacch 
case (scacebics) 
1: cempl = dbus; 
3: cemp2 = markbus; 
6: cempl = dbus; 




always 9(posedge elk) 
begin : scaceTrcinsistion 
case (scacebics) 
0: if (resec == 0) scacebics = 0; 
else if (opcode == 'evalue) scacebics = 1; 
else scacebics = 0; 
1: if (resec == 0) scacebics = 0; 
else scacebics = 2 ;  
2: if (resec == 0) scacebics = 0; 
else if (cempl[•TYPEFLAGI!='vref) scacebics = 10; 
else scacebics = 3; 
3: if (resec == 0) scacebics = 0; 
else scacebics = 4; 
4: if (resec == 0) scacebics = 0; 
else scacebics = 5; 
5: if (resec == 0) scacebics = 0; 
else scacebics = 6,-
6: if (resec == 0) scacebics = 0,-
else scacebics = 7; 
7: if (resec == 0) scacebics = 0; 
else scacebics = 8; 
8: if (resec == 0) scacebics = 0; 
else scacebics = 9; 
9: if (resec == 0) scacebics = 0; 
else scacebics = 10,-
10: if (resec == 0) scacebics = 0; 
else if (cempl["TYPEFLAGI=='proc) scacebics = 12; 
else scacebics = 11; 
11: if (resec == 0) scacebics = 0; 
else scacebics =0; 
12: if (resec == 0) scacebics = 0; 
else scacebics = 12; 




begin : combLogic 
case (scacebics) 
0: nanoword = 17'hlFFFF; 
1: nanoword = 17'hlFFDF; 
2: nanoword = 17'hlFFFF; 
3: nanoword = 17'hlFFFF; 
4: nanoword = 17•hlFFFB; 
5: nanoword = 17'hlFF3F; 
6: nanoword = 17'hlFFlF; 
7: nanoword = 17'hlFFFB; 
3; nanoword = IT'lnlFFEF; 
9: nanoword = 17'hlFFCF: 
10: nanoword = 17'hlFFFF; 
11: nanoword = 17'hl7FFF; 
12: neinoword = 17'hOFFFF; 








oucpuc [47:0] oucporc; 
inpuc resec; 
wire [47:0] dbus; 
wire [7:0! spbus; Z' busses "/ 
wire [7:0] sabus; 
wire [7:01 iabus; 
wire [47:0] markbus; 
wire [39:0] ibus; 
wire [16:01 cbus; 
wire [47:0! inpucbus; 
/* inscanciace members of R from M = {H,0} •/ 
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mreg inpucreg(clk,inporc,reset,1'bl, 1•bO,inpucbus); 
csbuf inputbuf(inpucbus,cbus["drirI,dbus): 
mreg oucpucreg(elk,dbus,resec,1•bl,cbus["Idor],oucport); 
mreg # (8) sp (die,markbus [ "'MRENDl , resec, cbus [' slspl ,cbust" sOspl , spbus) ; 
mreg markreg(elk,dbus,resec,cbusi"slmpl,cbus['sOmpj.markbus); 
mreg #(3,a'b00000001) iadr (elk, dbus [7:0] , resec, cbus t' sliadr 1 , cbus [" sOiadr! , iabus) ; 
mux41 #(8) 
smux (spbus, markbus [" DYNAMIC I, markbus f" STATIC I , markbus [' MP 1 , sabus, cbus [' smuxl ] , cbus i" smuxO I 
) ; 
mem scack(sabus,cbus["scs1,dbus,cbus['swe1) ; 
irom imemory(iabus,ibus); 
assign error = cbus['error I; 
/* inscanciace members of 0 from M = {R,Ot */ 
eassign assignop (elk, ibus [ 'OPCODE! ,markbus, resec, cbus,dbus) ,-
esemi semiop(elk,ibus["OPCODEl,resec,cbus); 
egchan gchcinop (elk, ibus t' OPCODEl , resec, cbus, dbus) ; 
eref refop(clk,ibus,markbus,resec,cbus,dbus) ; 







enew newop (elk,marlcbus, ibus['OPCODE! , resec, cbus,dbus) ; 
enumber aumberop(elk,ibus,resec,cbus,dbus1: 
eouc oucop(elk,ibus["OPCODEl,resec,cbus); 
esub siibop (elk, ibus [" OPCODE! , resec, cbus, dbus) ; 
echen chenop(elk,ibus,resec,cbus,dbus); 
evalue valuop(elk,ibus["OPCODE] , markbus, resec,cbus.dbus); 
endmcdule 
/, 
' simulacion module follows; modify * 




reg [47:0! inport; 




begin : stimuli 
Smonitor(Scime,"resec= %b, error= %b, oucporc= %h", reset, error,outport); 
// initial values for simulation 
// clock at "power off" 
// input port at "switch settings for power on" 
reset = 0; 
elk = 0; 
inport = 48'h050000000007; 
// exercise ports through time 
#20 reset = 1; 
#30000 Sfinish; 
end 
always #5 elk = -elk; 
endmodule 
# -
# •  
# *  
# '  
# -
fact.log 
an output file created by the Cadence Verilog 
simulator while simulating faec.v 
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Host command: verilog 
Command arguments: 
fact.v 
some header Lines removed to save space in this appendix 
Compiling source file "fact.v" 
Compiling included source file "fact.rom" 
Continuing compilation of source file "fact.v" 
Highest level modules: 
testmachine 
Oreset= 0, 6rror= x, outport= OOOOOOOOOOOO 
12670reset= I, error= 1. outport= OSOOOOOOQlbO 
127S5reset= 1, error= z, outport= 05000000L3bO 
L134a "fact.v"; Sfinish at simulation time 30020 
r,, 
#" * poly " 
i' ' ' 








b: =4 ,• 
C : =5 ; 
d:=l; 
x: =in,-
out a*x*x*x - b'x'x * c'x - d 
end 
* poly.syn 
4' * • 
•f* * the synthesis personality for the poly algorithm 
#* * created by the Euler-97 compiler 
EULER Synthesis Information 
3 eassign 3 
5 esemi 5 
12 eref 15 
16 eadd 3 
18 ebegin 
22 eend 
26 ein T_ 
44 emul 6 
46 enew 5 
48 enumber 4 
51 eout 1 
57 evalue 10 
Total Opcodes Required: 12 
Total Opcode Calls: 57 
" poly2 
4* * 
#* * a different polynomial algorithm higher degree 









b: =4 ; 
C: =5 ; 
d:=l; 
X:=in; 




4' ' Che synchesis personalicy for che poly2 algorichra 
' creaced by che Euler-97 compiler 
EULER Synthesis Informacion 
5 eassign 5 
5 esemi 5 
12 eref 17 
16 eadd 3 
18 ebegin 1 
22 eend i_ 
26 ein 1 
44 emul a 
46 enew 5 
48 enumber 4 
51 eout 1 
57 evalue 12 
Tocal Opcodes Required: 12 
Total Opcode Calls: 53 
#* * poly2 
' 
#* * a different polynomial algorithm coefficient 
4* * not stored in variables 




out 3'x'x'x - 4'x*x - 5*x - 1 
end 
•f' • poly3.syn 
#• • 
#* ' the synthesis personalicy for che poly3 algorichm 
#• ' created by the Euler-97 compiler 
J, 
EULER Synthesis Information 
5 eassign 1 
6 esenti X 
12 eref 7 
16 eadd 3 
18 ebegin 1 
22 eend 1 
26 ein 1 
44 emul 6 
46 enew 1 
48 enumber 4 
51 eouc 1 
57 evalue 6 
Total Opcodes Required: 12 
Total Opcode Calls: 33 
This data path was generated by a commercial 
synthesis tool called Sjaiplify for the pol}momial 
dgorithm of chapter 5. Note that the input port, 
output port, and Verilog opcodes are shown. The 
other ports, such as the stack bus, and instruction bus 
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This data path was generated by a commercial 
synthesis tool called Synplify for the factorial 
algorithm of chapter 5. Note that the input port, 
output port, and Verilog opcodes are shown. The 
other ports, such as the stack bus, and instruction bus 
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